English
You are here:
HEVC/AVC Dual-core Video Encoder HW IP
WAVE663 is a 4K/8K multi-standard video encoder HW IP that supports HEVC/H.265 and AVC/H.264 video codec standards. It provides 4K120fps@500MHz or 8K60fps@1GHz real-time encoding performance with a dual-core solution.
WAVE663 is based on WAVE6 architecture which is the latest C&M video architecture. WAVE6 architecture is designed to cover a wide range of requirements from customers who are looking for high-performance and high-quality encoder IP. In order to achieve improved encoding image quality, WAVE6 encoding tools have been enhanced from WAVE5 encoding tools. The additional improvements in WAVE6 architecture are shown in the following as well:
● Improved bandwidth efficiency
● Reduced external memory size & latency during the encoding process
● Competitive IP size & single-clock domain design
WAVE663 is a favorable video IP solution for edge servers (video transcoding, data center, video analytics), mobile devices, GPU, automotive, surveillance, AR/VR, and various consumer devices.
WAVE663 is based on WAVE6 architecture which is the latest C&M video architecture. WAVE6 architecture is designed to cover a wide range of requirements from customers who are looking for high-performance and high-quality encoder IP. In order to achieve improved encoding image quality, WAVE6 encoding tools have been enhanced from WAVE5 encoding tools. The additional improvements in WAVE6 architecture are shown in the following as well:
● Improved bandwidth efficiency
● Reduced external memory size & latency during the encoding process
● Competitive IP size & single-clock domain design
WAVE663 is a favorable video IP solution for edge servers (video transcoding, data center, video analytics), mobile devices, GPU, automotive, surveillance, AR/VR, and various consumer devices.
View HEVC/AVC Dual-core Video Encoder HW IP full description to...
- see the entire HEVC/AVC Dual-core Video Encoder HW IP datasheet
- get in contact with HEVC/AVC Dual-core Video Encoder HW IP Supplier
Block Diagram of the HEVC/AVC Dual-core Video Encoder HW IP
