English
MIPI C-PHY v1.2 D-PHY v2.1 TX 3 trios/4 Lanes in TSMC (16nm, 12nm, N7, N6, N5, N3E)
You are here:
High-performance implementation of Z80/Z180 instruction set
Two clock cycle machine cycle implementation of the Z80/Z180 instruction set. Optimized for ASIC or FPGA implementations.
This machine structure is derived from that used in the Rabbit
Semiconductor microprocessors. Performance for those
designs (which are more complex) is 200MHz in 90nm, or
100MIPS peak.
This machine structure is derived from that used in the Rabbit
Semiconductor microprocessors. Performance for those
designs (which are more complex) is 200MHz in 90nm, or
100MIPS peak.
View High-performance implementation of Z80/Z180 instruction set full description to...
- see the entire High-performance implementation of Z80/Z180 instruction set datasheet
- get in contact with High-performance implementation of Z80/Z180 instruction set Supplier