English
You are here:
High-performance Low-memory Mixed Radix FFT
This FFT is an efficient implementation of the Decimation in Frequency (DIF) Cooley-Tukey FFT. Using low FPGA/ASIC resources and a high clock speed, this design manages high throughput by careful design optimization. This results in an IP core well balanced between logic and throughput.
The FFT IP consists of two separate variants:
A complex valued IFFT/FFT.
A real valued IFFT/FFT.
The real valued FFT uses a half size transform and a combining pass to generate the full transform. This means that the core has only half the scratch memory and cycle count of the complex valued transform.
EnSilica has a comprehensive range of FFT IP cores, these cores can be configured to replace the AMD FFT LogiCORE™ IP or FFT Intel® FPGA IP Core when migrating an FPGA design to ASIC technology.
The FFT IP consists of two separate variants:
A complex valued IFFT/FFT.
A real valued IFFT/FFT.
The real valued FFT uses a half size transform and a combining pass to generate the full transform. This means that the core has only half the scratch memory and cycle count of the complex valued transform.
EnSilica has a comprehensive range of FFT IP cores, these cores can be configured to replace the AMD FFT LogiCORE™ IP or FFT Intel® FPGA IP Core when migrating an FPGA design to ASIC technology.
View High-performance Low-memory Mixed Radix FFT full description to...
- see the entire High-performance Low-memory Mixed Radix FFT datasheet
- get in contact with High-performance Low-memory Mixed Radix FFT Supplier