High-Performance Single Data Rate SDRAM Controller

CoreSDR_AHB provides a high performance interface to single data rate(SDR) synchronous dynamic random access memory(SDRAM) devices. CoreSDR_AHB accepts read and write commands using the AHB bus slave interface, and translates these requests to the command sequences required by SDRAM devices. CoreSDR_AHB also performs all initialization and refresh functions. CoreSDR_AHB uses bank management techniques to monitor the status of each SDRAM bank. Banks are only opened or closed when necessary, minimizing access delays. Up to four banks can be managed at one time.

• see the entire High-Performance Single Data Rate SDRAM Controller datasheet
• get in contact with High-Performance Single Data Rate SDRAM Controller Supplier