You are here:

high-speed interface for high-performance DDR3 PHY

The T40LP_DDR3TOPV01 IP is a high-speed interface for high-performance DDR3 PHY applications. This IP based on TSMC 40nm LP process. The operation speed is up to 800MHz (1600Mbps) at 1.5V voltage for DDR3 application. The on-die termination (ODT) is provided to improve the signal integrity (SI).

View high-speed interface for high-performance DDR3 PHY full description to...

see the entire high-speed interface for high-performance DDR3 PHY datasheet
get in contact with high-speed interface for high-performance DDR3 PHY Supplier

Block Diagram of the high-speed interface for high-performance DDR3 PHY

high-speed interface for high-performance DDR3 PHY Block Diagam

DDR3 PHY IP

See more DDR3 PHY IP >>

No portion of this site may be copied, retransmitted, reposted, duplicated or otherwise used without the express written permission of Design And Reuse.

high-speed interface for high-performance DDR3 PHY

View high-speed interface for high-performance DDR3 PHY full description to...

Block Diagram of the high-speed interface for high-performance DDR3 PHY

DDR3 PHY IP

Partner with us

List your Products

Design-Reuse.com