English
400G ultra low latency 56/112G FEC and SERDES IP sub 10ns latency
You are here:
I2C Master/Slave Controller Core IP
I2C Master/Slave Controller core implements a bidirectional serial interface compatible with the NXP’s I2C bus specification and supports all transfer modes from and to the I2C bus.
I2C is a bidirectional, two-wire serial bus that is used to attach low-speed peripherals to a motherboard, embedded system or mobile. All I2C-bus compatible devices incorporate an on-chip interface which allows them to communicate directly with each other via the I2C-bus.
I2C is a bidirectional, two-wire serial bus that is used to attach low-speed peripherals to a motherboard, embedded system or mobile. All I2C-bus compatible devices incorporate an on-chip interface which allows them to communicate directly with each other via the I2C-bus.
View I2C Master/Slave Controller Core IP full description to...
- see the entire I2C Master/Slave Controller Core IP datasheet
- get in contact with I2C Master/Slave Controller Core IP Supplier