English
180nm MTP Non Volatile Memory for Standard CMOS Logic Process
You are here:
I2C Slave Controller w/FIFO (APB Bus)
The Digital Blocks DB-I2C-S-APB Controller IP Core interfaces an ARM, MIPS, PowerPC, ARC or other high performance microprocessor via the AMBA 2.0 APB System Interconnect Fabric to an I2C Bus. The I2C is a two-wire bidirectional interface standard (SCL is Clock, SDA is Data) for transfer of bytes of information between two or more compliant I2C devices.
The DB-I2C-S-APB is a Slave I2C Controller that controls the Transmit or Receive of data to or from external Master I2C devices. Figure 1 depicts the system view of the DB-I2C-S-APB Controller IP Core embedded within an integrated circuit device.
The DB-I2C-S-APB is a Slave I2C Controller that controls the Transmit or Receive of data to or from external Master I2C devices. Figure 1 depicts the system view of the DB-I2C-S-APB Controller IP Core embedded within an integrated circuit device.
View I2C Slave Controller w/FIFO (APB Bus) full description to...
- see the entire I2C Slave Controller w/FIFO (APB Bus) datasheet
- get in contact with I2C Slave Controller w/FIFO (APB Bus) Supplier
Block Diagram of the I2C Slave Controller w/FIFO (APB Bus)
I2C Slave Controller IP
- I2C and SPI Master/Slave Controller
- I2C Master/Slave Controller Core IP
- I2C Master / Slave Controller w/FIFO (AHB & AHB-Lite Bus)
- I2C Master / Slave Controller w/FIFO (APB Bus)
- Hs-Mode I2C Controller - 3.4 Mbps, Master / Slave w/FIFO
- I2C Slave Controller - Low Power, Low Noise Config of User Registers