I2C V2 Bus Interface
It can be programmed to operate as either a master or a slave device and performs arbitration in master mode to allow it to operate in multi-master systems.
In slave mode, it can interrupt the processor when it recognizes its own 7-bit or 10-bit address or the general call address.
The design supports both High speed (Hs) and Fast / Standard speed (F/S) transfer rates. The user may define the transfer rate using either two clock enable signals or a pair of clock control registers similar to that offered in the Inventra™ MI2C and MI2CV designs.
View I2C V2 Bus Interface full description to...
- see the entire I2C V2 Bus Interface datasheet
- get in contact with I2C V2 Bus Interface Supplier
IP Interface IP
- Compute Express Link (CXL) 2.0 Controller with AMBA AXI interface
- PCIe 6.1 Controller
- PCIe 5.0 Controller with AMBA AXI interface
- CCIX 1.1 Controller with AMBA AXI interface
- PCIe Controller for USB4 Hosts and Devices supporting PCIe Tunneling, with optional built-in DMA and configurable AMBA AXI interface
- PCIe 4.0 Controller with AMBA AXI interface