Internal Synchronous SRAM Controller Core
When the AHB interface is selected, the SRAM controller provides zero-wait-state AHB access to the synchronous SRAM in all cases except for the following back-to-back events: an AHB write directly followed by an AHB read. In this case, a single wait state is asserted.
When the APB interface is selected, the SRAM controller provides low latency APB access to the synchronous SRAM in all cases. APB write and read transfers are completed in two clock cycles.
The SRAM-CTRL core is rigorously verified, silicon-proven and available in RTL source or as a targeted FPGA netlist.
View Internal Synchronous SRAM Controller Core full description to...
- see the entire Internal Synchronous SRAM Controller Core datasheet
- get in contact with Internal Synchronous SRAM Controller Core Supplier