English
You are here:
Latch-Up Detector
The ODT-LUP-2I3O-7T-A1 is a latch-up detection solution that can support integration into advanced FinFET process nodes such as N7.
The IP works in conjunction with applicable PCB monitoring points solution includes both internal and PCB elements with 2 analog inputs and from 1-3 digital output ports. A threshold with 5mV minimum sensitivity and 100mV minimum operating range can be configured with 1mV increments. Programmable filtering is used to reduce the impact of glitches and false positives, and interrupts are provided when a failure occurs. The IP can be configured via an APB interface.
The IP works in conjunction with applicable PCB monitoring points solution includes both internal and PCB elements with 2 analog inputs and from 1-3 digital output ports. A threshold with 5mV minimum sensitivity and 100mV minimum operating range can be configured with 1mV increments. Programmable filtering is used to reduce the impact of glitches and false positives, and interrupts are provided when a failure occurs. The IP can be configured via an APB interface.
View Latch-Up Detector full description to...
- see the entire Latch-Up Detector datasheet
- get in contact with Latch-Up Detector Supplier
Analog & Mixed Signal Low power ADC IP
- 7-bit, 64 GSPS ADC Ultra Low Power
- The tADC106-SW1-LR.01 is a mixed (analog and digital) Virtual Component (ViC) containing a three-channel ADC and additional functions offering an ideal mixed signal front end for low power and high quality audio applications.
- 14-bit, 1200 MSPS Ultra Low Power ADC in 28nm CMOS
- 12bit, 400 MSPS ADC Ultra Low Power
- 12bit, 400 MSPS ADC Ultra Low Power
- 14-bit, 50 MSPS Ultra Low Power ADC in 28nm CMOS