English
You are here:
LMB BRAM Interface Controller
The Local Memory Bus (LMB) Block RAM (BRAM) Interface Controller is a module that attaches to one LMB. It supports the LMB bus protocol and byte enable architecture. Any access size up to the width of the LMB data bus is permitted. The LMB BRAM Interface Controller is the interface between the LMB and the BRAM block peripheral. A BRAM memory sybsystem consists of the controller along with the actual BRAM components that are included in the BRAM block peripheral.
View LMB BRAM Interface Controller full description to...
- see the entire LMB BRAM Interface Controller datasheet
- get in contact with LMB BRAM Interface Controller Supplier
Embedded IP
- RISC-V ARC-V RMX-100 Ultra-low Power 32-bit Processor IP for Embedded Applications
- RT-640 Embedded Hardware Security Module (HSM) for Automotive ASIL-B
- RT-645 Embedded Hardware Security Module (HSM) for Automotive ASIL-D
- Secure-IC Securyzr™ Tunable Cryptography solutions with embedded side-channel protections: AES - SHA2 - SHA3 - PKC - RSA - ECC - Crystals Kyber - Crystals Dilithium - XMSS - LMS - SM2 - SM3 - SM4 - Whirlpool - CHACHA20 - Poly1305
- 32-bit Embedded RISC-V Functional Safety Processor
- The SST SuperFlash® IP is an embedded CMOS Flash memory IP with sector/chip Erase and byte Program capability.