English
You are here:
Low jitter, low-power clock-deskew PLL operating from 6GHz to 9.5GHz
InCirT’s CDPLLGF22 is a ring-oscillator-based clock-deskew PLL designed for low jitter and low power consumption, operating within a frequency range of 6GHz to 9.5GHz. Its compact area (0.28sq mm) makes it an ideal choice for half-rate clock data recovery in high-speed interfaces, supporting data rates up to 19Gbps per lane.
The CDPLLGF22 excels in clock deskewing, delivering a differential output with just 10ps peak-to-peak (ptp) jitter, when the input data has a 20ps ptp jitter at 19Gbps. This performance makes it highly suitable for applications demanding precise timing and minimal jitter in high-speed data transmission.
The CDPLLGF22 excels in clock deskewing, delivering a differential output with just 10ps peak-to-peak (ptp) jitter, when the input data has a 20ps ptp jitter at 19Gbps. This performance makes it highly suitable for applications demanding precise timing and minimal jitter in high-speed data transmission.
View Low jitter, low-power clock-deskew PLL operating from 6GHz to 9.5GHz full description to...
- see the entire Low jitter, low-power clock-deskew PLL operating from 6GHz to 9.5GHz datasheet
- get in contact with Low jitter, low-power clock-deskew PLL operating from 6GHz to 9.5GHz Supplier
Low jitter IP
- Low Jitter PLL with Accurately Spaced 16-Phase Output Clocks
- Low Phase Noise, High-performance Digital LC PLL
- Low jitter 4.96GHz to 5.6GHz PLL in TSMC N40
- PCIe/HCSL Differential IO Buffer - TSMC 16FFC
- Low jitter, ultra-low power (<950uW) ring-oscillator-based PLL-2.4GHz
- 25MHz Low Jitter Low Power XTAL Oscillator with AGC