English
MIPI C-PHY v1.2 D-PHY v2.1 TX 3 trios/4 Lanes in TSMC (16nm, 12nm, N7, N6, N5, N3E)
You are here:
Minimum-area low-power clocking PLL (1st gen)
Perceptia’s DeepSub™ pPLL02 is a general purpose all digital PLL featuring low-jitter and compact area suitable for many clocking applications at frequencies up to 2GHz. It is suitable as a clock source for moderate speed microprocessor blocks and other logic.
To give SoC designers the maximum flexibility in building complex multi-domain clock systems, pPLL02F is very small and low power. pPLL02F integrates easily into any SoC design and includes all the views and models required by back end flows.
The pPLL02F is built using Perceptia’s all digital PLL technology. This robust technology delivers identical performance regardless of PVT conditions. It consumes a small fraction of the area of an analog PLL whilst maintaining comparable performance.
Perceptia further provides integration support and offers customization and migration services.
To give SoC designers the maximum flexibility in building complex multi-domain clock systems, pPLL02F is very small and low power. pPLL02F integrates easily into any SoC design and includes all the views and models required by back end flows.
The pPLL02F is built using Perceptia’s all digital PLL technology. This robust technology delivers identical performance regardless of PVT conditions. It consumes a small fraction of the area of an analog PLL whilst maintaining comparable performance.
Perceptia further provides integration support and offers customization and migration services.
View Minimum-area low-power clocking PLL (1st gen) full description to...
- see the entire Minimum-area low-power clocking PLL (1st gen) datasheet
- get in contact with Minimum-area low-power clocking PLL (1st gen) Supplier
Block Diagram of the Minimum-area low-power clocking PLL (1st gen)
