English
You are here:
MIPI D-PHY CSI-2 TX+ (Transmitter) IP in TSMC 28HPC+
The MXL-DPHY-CSI-2-TX+-T028HPC+-RF-ULL is a high-frequency low-power, source-synchronous, physical layer supporting the MIPI Alliance Specification for D-PHY v2.1, which is backward compatible with MIPI Specification for D-PHY v1.2. The PHY is configured as a MIPI master supporting Camera Serial interface CSI-2 v1.3. The High-Speed signals have a low voltage swing, while Low-Power signals have large swing. High-Speed functions are used for High-Speed data traffic while low power functions are mostly used for control.
View MIPI D-PHY CSI-2 TX+ (Transmitter) IP in TSMC 28HPC+ full description to...
- see the entire MIPI D-PHY CSI-2 TX+ (Transmitter) IP in TSMC 28HPC+ datasheet
- get in contact with MIPI D-PHY CSI-2 TX+ (Transmitter) IP in TSMC 28HPC+ Supplier
Block Diagram of the MIPI D-PHY CSI-2 TX+ (Transmitter) IP in TSMC 28HPC+
MIPI D-PHY IP
- MIPI D-PHY IP for TSMC (5nm, 6/7nm, 12/16nm, 22nm, 28nm, 40nm)
- MIPI CSI DSI C-PHY IP for TSMC (5nm, 6/7nm, 12/16nm, 22nm, 28nm, 40nm)
- MIPI DSI Receiver Controller v1.3
- MIPI DSI Transmit Controller v1.3
- MIPI CSI-2 controller Receiver v 2.1, Compatible with MIPI C-PHY v1.2 & DPHY v2.1.
- MIPI D-PHY / C-PHY Combo IP for TSMC (5nm, 6/7nm, 12/16nm, 22nm, 28nm, 40nm)