English
You are here:
MIPI RFFE Slave IP Core
The MIPI RFFE Slave controller IP is a highly optimized and technology and PHY agnostic implementation of the MIPI RFFE v.3.1 standard targeting both ASIC and FPGA technologies. This IP is used to connect a digital RFIC to RF front end components, like Power Amplifiers (PA), Low-Noise Amplifiers (LNA), filters, switches, power management modules, Antenna Turner and Sensors, which are considered RFFE Slaves. This MIPI RFFE Slave IP is backward compatible with MIPI RFFE components version 3.0, 2.1, 2.0 and 1.0.
The IP-core has been heavily tested in System Verilog random regression environment.
The IP-core has been heavily tested in System Verilog random regression environment.
View MIPI RFFE Slave IP Core full description to...
- see the entire MIPI RFFE Slave IP Core datasheet
- get in contact with MIPI RFFE Slave IP Core Supplier
Block Diagram of the MIPI RFFE Slave IP Core IP Core
