English
You are here:
Near-threshold voltage and ultra-wide dynamic voltage and frequency scaling (UW-DVFS)
Minima Processor’s ultra-low power technology deploys patented Minima Dynamic Margining to minimize energy consumption of any digital logic. The Minima Dynamic Margining is a closed-loop, self-adapting IP that allows the digital sub-system to reach the near-threshold voltage while maintaining the capability to scale up when more computing power is needed. Minima Dynamic Margining allows the digital sub-system to always operate at the lowest possible energy for any given task, data or ambient condition.
Minima Dynamic Margining IP is foundry process and EDA tool flow agnostic. It targets processor cores like Arm Cortex-M series, Cadence Tensilica Hifi and Fusion families, NXP CoolFlux DSPs, etc. but it can be deployed to bigger digital blocks such as HW accelerators.
Minima Dynamic Margining IP is foundry process and EDA tool flow agnostic. It targets processor cores like Arm Cortex-M series, Cadence Tensilica Hifi and Fusion families, NXP CoolFlux DSPs, etc. but it can be deployed to bigger digital blocks such as HW accelerators.
View Near-threshold voltage and ultra-wide dynamic voltage and frequency scaling (UW-DVFS) full description to...
- see the entire Near-threshold voltage and ultra-wide dynamic voltage and frequency scaling (UW-DVFS) datasheet
- get in contact with Near-threshold voltage and ultra-wide dynamic voltage and frequency scaling (UW-DVFS) Supplier