English
You are here:
On-chip protection against IEC61000-4-2 events
ESD solutions and Analog Pads
* All voltage domains (0.85V to 5.0V)
* Additional higher voltage ranges in BCD processes
* High ESD levels (scaleable performance)
* All voltage domains (0.85V to 5.0V)
* Additional higher voltage ranges in BCD processes
* High ESD levels (scaleable performance)
View On-chip protection against IEC61000-4-2 events full description to...
- see the entire On-chip protection against IEC61000-4-2 events datasheet
- get in contact with On-chip protection against IEC61000-4-2 events Supplier
High ESD IP
- High speed 3.3V I/0 Library with 8kV ESD protection in TPSCo 65nm technology
- 5.5V ESD Clamp Cell and 7V HV ESD Protection
- SMIC18 General process, Multi-Voltage IO, High ESD perfermance
- Integrated ESD cell designs for General I/O, eMMC I/Os, SDIOs, and ONFI I/O(12nm~180nm)
- High voltage tolerant I/O
- High speed universal LVDS Transceiver