English
DMA AXI4-Stream to/from AXI4 Memory Map - Scatter-Gather Descriptor List
You are here:
PCIe 2.0 Serdes PHY IP, Silicon Proven in TSMC 16FFC
The whole spectrum of PCIe 2.0 Base applications is offered by PCIe 2.0 transceiver IP. It adheres to the PIPE 3.0 standard. The PCIe 2.0 data rate at 5Gbps is supported by this IP, which incorporates high-speed mixed signal circuits. It also supports PCIe 1.0 data rate at 2.5Gbps. It is designed to consume less power and have a small die area. The needs for various channel conditions may be met by the PCIe 2.0 IP thanks to its support for both TX and RX equalization methods.
View PCIe 2.0 Serdes PHY IP, Silicon Proven in TSMC 16FFC full description to...
- see the entire PCIe 2.0 Serdes PHY IP, Silicon Proven in TSMC 16FFC datasheet
- get in contact with PCIe 2.0 Serdes PHY IP, Silicon Proven in TSMC 16FFC Supplier
Block Diagram of the PCIe 2.0 Serdes PHY IP, Silicon Proven in TSMC 16FFC
