English
You are here:
PCIe 3.0 Serdes PHY IP, Silicon Proven in TSMC 28HPCP
This Peripheral Component Interconnect Express Gen3 PHY is compliant with PCIe 3.0 Base Specification with support of PIPE 4.3 interface spec. Low power consumption is achieved due to support of an additional PLL control, reference clock control, and embedded power gating control.
Also, the low power mode setting being configurable, the PHY is widely applicable for various situations under different consideration of power consumption. PCIe PHY functionality is verified in NC-Verilog simulation software using test bench written in Verilog HDL.
Also, the low power mode setting being configurable, the PHY is widely applicable for various situations under different consideration of power consumption. PCIe PHY functionality is verified in NC-Verilog simulation software using test bench written in Verilog HDL.
View PCIe 3.0 Serdes PHY IP, Silicon Proven in TSMC 28HPCP full description to...
- see the entire PCIe 3.0 Serdes PHY IP, Silicon Proven in TSMC 28HPCP datasheet
- get in contact with PCIe 3.0 Serdes PHY IP, Silicon Proven in TSMC 28HPCP Supplier
Block Diagram of the PCIe 3.0 Serdes PHY IP, Silicon Proven in TSMC 28HPCP
pcie3.0ip IP
- PCIe 3.0 Serdes PHY IP, Silicon Proven in UMC 28HPC
- PCIe 3.0 Serdes PHY IP, Silicon Proven in UMC 40LP
- PCIe 3.0 Serdes PHY IP, Silicon Proven in UMC 55SP
- PCIe 3.0 Serdes PHY IP, Silicon Proven in SMIC 14SFP
- PCIe 2.0 Serdes PHY IP, Silicon Proven in TSMC 28HPCP
- PCIe 4.0 Serdes PHY IP, Silicon Proven in UMC 28HPC