PCIe 3.0 Serdes PHY IP, Silicon Proven in UMC 55SP

The Peripheral Component Interconnect Express Gen3 PHY IP with PIPE 4.3 interface standard supported by this that complies with PCIe 3.0 Base Specification. Low power usage is made possible by the provision of an additional PLL control, reference clock control, and built-in power gating control. The PHY is also quite helpful for a range of situations with various power consumption requirements because the low power mode option is adjustable. Utilizing a test bench created in Verilog HDL, NCVerilog simulation software is used to verify PCIe PHY operation.

• see the entire PCIe 3.0 Serdes PHY IP, Silicon Proven in UMC 55SP datasheet
• get in contact with PCIe 3.0 Serdes PHY IP, Silicon Proven in UMC 55SP Supplier