Performance Efficiency AI Accelerator for Mobile and Edge Devices
PCIe Gen3 to SRIO Gen3 Bridge (FPGA)
View PCIe Gen3 to SRIO Gen3 Bridge (FPGA) full description to...
- see the entire PCIe Gen3 to SRIO Gen3 Bridge (FPGA) datasheet
- get in contact with PCIe Gen3 to SRIO Gen3 Bridge (FPGA) Supplier
Block Diagram of the PCIe Gen3 to SRIO Gen3 Bridge (FPGA)
PCIe IP
- PCIe 5.0 Integrity and Data Encryption Security Module
- PCIe 6.0 Integrity and Data Encryption Security Module
- PCIe 6.0 PHY in TSMC (N6, N5, N4P, N3P, N3E)
- PCIe 3.0 Serdes PHY IP, Silicon Proven in TSMC 22ULP
- PCIe Gen 6 SERDES IP - supports up to 112G LR ethernet with low power and latency
- 56G Serdes in 7nm bundled with PCie Gen 5 controller IP