NVM Anti-Fuse OTP NeoFuse in DongbuAnam (90nm)
Low jitter 4.96GHz to 5.6GHz PLL in TSMC N40
NVM Anti-Fuse OTP NeoFuse in HHNEC (55nm)
FlexCAN Controller for CAN 2.0 with CAN-FD
TSMC Unveils Next-Generation A14 Process at North America Technology Symposium
M31 Collaborates with TSMC to Advance 2nm eUSB2 IP Innovation
Alphawave Semi Delivers Foundational AI Platform IP for Scale-Up and Scale-Out Networks
Automating Hardware-Software Consistency in Complex SoCs
Beyond Limits: Unleashing the 10.7 Gbps LPDDR5X Subsystem
How to Design Secure SoCs: Essential Security Features for Digital Designers
HBM4 Boosts Memory Performance for AI Training
Using AI to Accelerate Chip Design: Dynamic, Adaptive Flows
Design IP Market Increased by All-time-high: 20% in 2024!
Join D&R
Already on D&R? Sign in
© 2024 Design And Reuse
All Rights Reserved.
No portion of this site may be copied, retransmitted, reposted, duplicated or otherwise used without the express written permission of Design And Reuse.
Suppliers, list your IPs for free.
English
