English
MIPI C-PHY v1.2 D-PHY v2.1 TX 3 trios/4 Lanes in TSMC (16nm, 12nm, N7, N6, N5, N3E)
You are here:
Power-On-Reset IP
Innosilicon Power-On-Reset (POR) IP provides reliable reset function for general applications. It is powered by analog supply and monitors digital supply.
It generates POR_OUT signal to reset the digital logic. The POR signal is set low if analog supply or digital supply falls below the threshold voltage, and will be set high if both of analog supply and digital supply exceed the threshold voltage.
It generates POR_OUT signal to reset the digital logic. The POR signal is set low if analog supply or digital supply falls below the threshold voltage, and will be set high if both of analog supply and digital supply exceed the threshold voltage.
View Power-On-Reset IP full description to...
- see the entire Power-On-Reset IP datasheet
- get in contact with Power-On-Reset IP Supplier