SD 4.1 / SDIO 4.0 / eMMC 5.1 Host Controller
The IP supports connection to a single slot and performs multi-block writes and erases that lower access overhead. In addition, a host can utilize this IP to boot directly from an attached eMMC memory, thereby simplifying system initialization during power up. The host interface is based on a standard 32-bit AHB bus which is used to transfer data and configure the IP.
Arasan’s thorough verification methodology takes the risk out of integration of this functionality. As an Executive Member of the SD Association and JEDEC eMMC committee, Arasan is a leading provider of quality IP ensuring SoC designers risk-free integration of this advanced functionality. In addition to providing the Three Function MCR IP core, Arasan provides a family of different memory solutions to address a variety of needs. Arasan provides verification IP, test environment and a hardware development kit to ease integration into an SoC.
View SD 4.1 / SDIO 4.0 / eMMC 5.1 Host Controller full description to...
- see the entire SD 4.1 / SDIO 4.0 / eMMC 5.1 Host Controller datasheet
- get in contact with SD 4.1 / SDIO 4.0 / eMMC 5.1 Host Controller Supplier