Aeonic Generate Digital PLL for multi-instance, core logic clocking
Secure-IC's Securyzr™ Tunable Hash (SM3) Hardware accelerator
The SM3 algorithm is very close to the FIPS SHA-256 algorithm. For this reason, the IP also implements a SHA-256 algorithm.
View Secure-IC's Securyzr™ Tunable Hash (SM3) Hardware accelerator full description to...
- see the entire Secure-IC's Securyzr™ Tunable Hash (SM3) Hardware accelerator datasheet
- get in contact with Secure-IC's Securyzr™ Tunable Hash (SM3) Hardware accelerator Supplier