English
LVDS IO handling data rate up to 50Mbps with maximum loading 60pF
You are here:
Single precision, IEEE 754, floating point to integer conversion
The eSi-SP-FP-Float-to-Int IP core implements single-precision (32-bit), IEEE 754 floating-point to integer conversion.
View Single precision, IEEE 754, floating point to integer conversion full description to...
- see the entire Single precision, IEEE 754, floating point to integer conversion datasheet
- get in contact with Single precision, IEEE 754, floating point to integer conversion Supplier
IEEE 754 IP
- Single precision, IEEE 754, floating point adder
- Single precision, IEEE 754, floating point multiplier
- IEEE 754 Floating Point Coprocessor
- Single precision floating-point fast speed parametrized multi operands adder
- Single precision floating-point 2 cycle's multiplier
- Floating-point (IEEE 754) IP based on Arria 10 and Stratix 10 FPGAs