English
You are here:
SPI 4.2 MACO Core
The LatticeSCM SPI4 MACO™ IP core implements an industry standard SPI4.2 interface used to transfer both variable length packets and fixed cell sizes between PHY and Link Layer devices in telecom and datacom applications. This flexibility makes it an attractive interface for Ethernet, SONET and ATM applications. Until now, this popular interface was only available as soft IP in FPGAs. The LatticeSCM device implements this core in an optimal combination of hard and soft gates to reduce the size of the core, reduce power and enhance user flexibility. Specifically, the Data Path is implemented in hard logic while the Status path is implemented in soft gates to enable designers to implement their own calendaring or prioritization schemes if they so choose.
Software Requirements
* ispLEVER version 7.0 or later
* MACO design kit
* MACO license file
Software Requirements
* ispLEVER version 7.0 or later
* MACO design kit
* MACO license file
View SPI 4.2 MACO Core full description to...
- see the entire SPI 4.2 MACO Core datasheet
- get in contact with SPI 4.2 MACO Core Supplier
Block Diagram of the SPI 4.2 MACO Core IP Core
FPGA IP
- RT-630-FPGA Hardware Root of Trust Security Processor for Cloud/AI/ML SoC FIPS-140
- Complete USB Type-C Power Delivery PHY, RTL, and Software
- Ethernet TSN Switch IP Core - Efficient and Massively Customizable
- CXL 2.0 Agilex FPGA Acclerator Card
- PCIe Gen3 to SRIO Gen3 Bridge (FPGA)
- Secure-IC's Securyzr(TM) AES-GCM Multi-Booster Réduire la liste des FPGA aux noms des gammes