Aeonic Generate Digital PLL for multi-instance, core logic clocking
Standard Cell (Generic) Library IP, 8 tracks, UMC 0.13um SP/FSG process
View Standard Cell (Generic) Library IP, 8 tracks, UMC 0.13um SP/FSG process full description to...
- see the entire Standard Cell (Generic) Library IP, 8 tracks, UMC 0.13um SP/FSG process datasheet
- get in contact with Standard Cell (Generic) Library IP, 8 tracks, UMC 0.13um SP/FSG process Supplier