Ultimate Performance for Next-Generation Smartphones and Laptops
The Cortex-X4 core is implemented inside a DSU-120 DynamIQ™ cluster. It is connected to the DynamIQ Shared Unit-120 that behaves as a full interconnect with L3 cache and snoop control. This connection configuration is also used in systems with different types of cores where the Cortex-X4 core is the high-performance core.
The following figure shows an example configuration with four Cortex-X4 cores in a DynamIQ™ cluster.
View Ultimate Performance for Next-Generation Smartphones and Laptops full description to...
- see the entire Ultimate Performance for Next-Generation Smartphones and Laptops datasheet
- get in contact with Ultimate Performance for Next-Generation Smartphones and Laptops Supplier
Arm Cortex-X4 IP
- InCore Calcite Series: 32b/64b RISC-V 5-stage, scalar, in-order, Application Processor. Linux and multi-core capable. Maps upto ARM A-35. Optimal PPA.
- InCore Azurite Series: 32b/64b RISC-V 2-stage, scalar, in-order, Embedded Processor. RTOS and multi-core capable. Maps upto ARM M-4F. Optimal PPA.
- Quad core IP platform with integrated Arm security subsystem
- ARM HSSTP PHY with Link Layer
- LC3 / LC3plus Bluetooth LE Audio Codecs for Arm Cortex M4 & M33
- LC3 / LC3plus Bluetooth LE Audio Codecs for Arm Cortex M55