USB 2.0 PHY IP, Silicon Proven in SMIC 14SF+

The USB2.0 PHY IP is a comprehensive physical layer (PHY) IP solution created for exceptional performance and low power consumption. The High-Speed USB 2.0 transceiver, which can be used with hosts, devices, or OTG function controllers, is implemented by the USB2.0 IP. The UTMI+ level 3 specification is followed by the USB2.0 PHY IP, which supports both Full-Speed (12 Mbps) and Low-Speed (1.5 Mbps) data rates. Several mixed-signal circuits can be combined to convey high-speed data at 480Mbps. The USB2.0 PHY IP also supports the expanded USB Battery Charging standards, which are intended for mobile and consumer product applications. The USB2.0 PHY IP transceiver's small chip size and low power consumption did not degrade performance or data throughput. In order to completely allow host and device functionality, the USB2.0 PHY IP includes a full on-chip physical transceiver solution with Electrostatic Discharge (ESD) protection, a clock generating block provided by an internal PLL, and a resistor termination calibration circuit.

• see the entire USB 2.0 PHY IP, Silicon Proven in SMIC 14SF+ datasheet
• get in contact with USB 2.0 PHY IP, Silicon Proven in SMIC 14SF+ Supplier