English
Aeonic Generate Digital PLL for multi-instance, core logic clocking
You are here:
USB2.0 OTG PHY UMC 40nm LP/RVT process, for Flip chip Bump type_LF
USB2.0 OTG PHY UMC 40nm LP/RVT process, for Flip chip Bump type_LF
View USB2.0 OTG PHY UMC 40nm LP/RVT process, for Flip chip Bump type_LF full description to...
- see the entire USB2.0 OTG PHY UMC 40nm LP/RVT process, for Flip chip Bump type_LF datasheet
- get in contact with USB2.0 OTG PHY UMC 40nm LP/RVT process, for Flip chip Bump type_LF Supplier
Interface Solution IP
- Compute Express Link (CXL) 2.0 Controller with AMBA AXI interface
- PCIe 6.1 Controller
- PCIe 5.0 Controller with AMBA AXI interface
- CCIX 1.1 Controller with AMBA AXI interface
- PCIe Controller for USB4 Hosts and Devices supporting PCIe Tunneling, with optional built-in DMA and configurable AMBA AXI interface
- PCIe 4.0 Controller with AMBA AXI interface