Aeonic Generate Digital PLL for multi-instance, core logic clocking
Utility IO Multiplexer
View Utility IO Multiplexer full description to...
- see the entire Utility IO Multiplexer datasheet
- get in contact with Utility IO Multiplexer Supplier
Interface and Interconnect IP
- AXI- Interconnect : Advanced Extensible Interface Bus IP
- Universal Chiplet Interconnect Express (UCIe) Controller
- Serial Peripheral Interconnect Master & Slave Interface Controller
- UCIe/BoW BlueLynx™ Dual Mode PHY and subsystem IP for chiplet interconnect
- Physical Layer Interface Core
- PCIe 5.0 Serdes PHY IP, Silicon Proven in TSMC 12FFC