D&R Headline News | Most Popular | SoC News Alerts | |

FPGA / CPLD News

• Xilinx and Hitachi Information & Communication Engineering Announce New Virtex-6 FPGA-Based LogicBench Series Platform for System-Level Design Verification in Japan (Thursday May. 13, 2010)
  Xilinx and Hitachi today announced a new LogicBench(R) series. LogicBench is proven system-level design verification platform. The new series uses Xilinx(R) Virtex(R)-6 LX760, the fastest and highest performance FPGA, and other Virtex-6 FPGA sub-families. Hitachi Information & Communication Engineering also launched sales for the Japanese domestic market today.
  
  
• Xilinx and Tokyo Electron Device Offers V-by-One HS Video Interface Support for Using Spartan-6 FPGAs in Consumer Video Applications (Wednesday May. 12, 2010)
  Xilinx announced today its support for the emerging V-by-One(R) HS video interface standard with a solution from Xilinx Alliance Member Tokyo Electron Device that combines the low-cost Spartan(R)-6 FPGA family and a standards-compliant IP core.
  
  
• Lattice Semiconductor Plans SRIO Interoperability With Cavium Networks' OCTEON II Processors (Tuesday May. 11, 2010)
  Lattice announced plans to interoperate between Cavium Networks' OCTEON(R) II CN63XX processors and the LatticeECP3(TM) FPGA family via a Serial Rapid IO (SRIO) Specification 2.1 link.
  
  
• Xilinx ISE Design Suite 12 Enables Up to 30% Dynamic Power Reduction with Intelligent Clock-Gating Technology (Monday May. 03, 2010)
  Xilinx today introduced the ISE(R) Design Suite 12 software to enable breakthrough optimizations for power and cost with greater design productivity. The new suite provides advances in timing-driven design preservation, AMBA 4 AXI4-compliant IP support for plug-and-play design, and an intuitive design flow with fourth-generation partial reconfiguration capabilities that lowers system cost for a broad range of high performance applications.
  
  
• Xilinx Unveils ARM-Based Processing Architecture for Delivering Unrivaled Levels of Performance in Embedded Systems (Wednesday Apr. 28, 2010)
  Xilinx today introduced the architecture for a new Extensible Processing Platform. The ARM(R) Cortex(TM)-A9 MPCore(TM) processor-based platform enables system architects and embedded software developers to apply a combination of serial and parallel processing to address the challenging system requirements presented by the global demand for embedded systems to perform increasingly complex functions.
  
  
• Actel's SmartFusion Intelligent Mixed Signal FPGAs Target High Complexity Motor Control Solutions (Wednesday Apr. 28, 2010)
  With SmartFusion's integrated 32-bit ARM® Cortex™-M3 microcontroller, programmable analog, on-chip embedded nonvolatile memory (eNVM) and proven low power flash based FPGA fabric, SmartFusion directly address the challenges of motor control design.
  
  
• Cryptography Research and Actel Announce License Agreement Enhancing Security of Actel FPGAs by Protecting Against Side-Channel Attacks (Monday Apr. 26, 2010)
  Cryptography Research and Actel today announced an agreement regarding the use of Cryptography Research patents to enhance the security of Actel’s products against differential power analysis (DPA) and other side-channel related attacks.
  
  
• NEC Display Solutions Adopts Xilinx FPGAs for 3D-Capable Cinema Projectors (Friday Apr. 23, 2010)
  Xilinx today announced that NEC Display Solutions, Ltd. has adopted the Xilinx Virtex(R)-5 FPGA family for three models of its DLP Cinema(R) Projectors.
  
  
• A fork in the road to 28-nm FPGAs (Thursday Apr. 22, 2010)
  Xilinx and Altera may both be using TSMC for manufacturing at the 28-nm node, but the two companies have selected different manufacturing processes, at least for high-end products.
  
  
• Synopsys Announces Support for Actel's New SmartFusion Intelligent Mixed Signal FPGAs (Wednesday Apr. 21, 2010)
  Synopsys today announced enhanced FPGA synthesis support is available for Actel new SmartFusionTM intelligent mixed signal FPGAs. Synopsys’ Synplify Pro® FPGA synthesis tools have been enhanced to offer advanced support and timing optimization for the flash-based FPGA architecture that provides the programmable digital portion of the SmartFusion devices.
  
  
• Altera Unveils 28-nm Stratix V FPGA Family (Monday Apr. 19, 2010)
  Altera today announced its next-generation 28-nm Stratix(R) V FPGA family, the industry's highest bandwidth FPGA. Offering up to 1.6 Tbps of serial switching capability, Stratix V FPGAs leverage a myriad of new technologies and a leading-edge 28-nm process to reduce the cost and power of high-bandwidth applications.
  
  
• Actel Announces Keil's Support of New SmartFusion Intelligent Mixed Signal FPGA Family (Monday Apr. 19, 2010)
  Actel today announced that Keil™ now supports the SmartFusion™ intelligent mixed signal FPGA family in the Keil MDK-ARM Microcontroller Development Kit. The latest release of MDK-ARM supports the ARM® Cortex™-M3 microcontroller subsystem (MSS) on SmartFusion devices and includes set-up files, device-specific views and example projects.
  
  
• Lattice Accelerates PCI Express System Design With New Low Cost LatticeECP3 Development Kit (Monday Apr. 12, 2010)
  Users Typically Can Achieve Working PCI Express Hardware in Thirty Minutes, and a Known Good Starting Point for a Design in Less Than Two Hours
  
  
• Lattice Announces Updates and Enhancements to Its FPGA Design Tool Suite (Monday Apr. 05, 2010)
  Lattice Semiconductor today announced the immediate availability of Service Pack 1 for Version 8.0 of its ispLEVER(R) FPGA design tool suite. Service Pack 1 is an important update for users of LatticeECP3(TM) FPGA devices.
  
  
• Altera's Stratix IV GT FPGAs Interoperate Directly with 40G QSFP Optical Modules (Wednesday Mar. 31, 2010)
  Altera today announced the interoperability of its Stratix(R) IV GT FPGAs with 40G Quad Small Form-Factor Pluggable (QSFP) optical modules from Avago Technologies. QSFP optical modules provide 40-Gbps data rates across a single link of fiber-optic cable.
  
  
• Altera Rolls Out Production Shipments of Low-Cost, Low-Power Cyclone IV FPGAs (Monday Mar. 29, 2010)
  Altera today announced production shipment of its Cyclone® IV FPGAs. The company also announced the availability of the Cyclone IV GX-based Transceiver Starter Kit. Altera's Cyclone IV FPGAs are designed for cost-sensitive, small form-factor applications in the wireless, wireline, broadcast, industrial and consumer markets.
  
  
• Xilinx Demonstrates Cost and Power Reductions for 40G OTN Muxponder With Partial Reconfiguration Technology (Tuesday Mar. 16, 2010)
  Xilinx today announced it will demonstrate the latest breakthrough 40-Gigabit OTN developments for muxponder applications. The demonstration combines proven partial reconfiguration technology from Xilinx with OTN IP solutions from Avalon to significantly reduce downtime and lower the bill of materials (BOM) cost and power consumption of multi-port (channel) networks.
  
  
• Tabula Launches ABAX Family of 3-D Programmable Logic Devices Delivering Unprecedented Capabilities at Volume Price Points (Monday Mar. 15, 2010)
  Tabula today launched the ABAX family of 3-D Programmable Logic Devices (3PLD). Based on the revolutionary Spacetime architecture that delivers the benefits of 3-D by using time as a third dimension, ABAX enables high-performance, compute-intensive applications on a programmable platform at volume price points.
  
  
• Tier Logic announces innovative 3D-FPGA technology: low-cost FPGAs & no-risk, timing-exact ASICs (Wednesday Mar. 10, 2010)
  Tier Logic, Inc., a privately held fabless semiconductor company, today introduced its new 3D-based technology for FPGAs and ASICs, known respectively as its TierFPGA™ and TierASIC™ devices. Tier Logic separates user circuits and configuration circuits into three-dimensional (3D) stacked layers. Reducing the configuration overhead from the base-layers of silicon allows Tier Logic to produce smaller, denser, faster, lower-power, and more reliable FPGAs.
  
  
• Lattice Ships Over 200 Million ispMACH 4000 CPLD Devices (Monday Mar. 08, 2010)
  Lattice Semiconductor announced that it has shipped over 200 million ispMACH® 4000 complex programmable logic devices (CPLD). The Lattice ispMACH 4000 CPLD family provides a variety of design solutions, from glue logic and general purpose I/O expansion to voltage level translation and LED drivers.
  
  
• Xilinx Lowers Cost and Power of High-Performance Video Processing for Industrial Imaging Applications (Wednesday Mar. 03, 2010)
  Xilinx introduced the Xilinx(R) Spartan(R)-6 FPGA Industrial Imaging Targeted Design Platform to accelerate development of high-performance video processing applications for low-cost, low-power industrial imaging systems. Industrial equipment OEMs can now rapidly build and evaluate reprogrammable imaging solutions with high-definition image resolutions, specialized image sensor interfaces, and intelligent video and advanced image processing algorithms.
  
  
• Xilinx Simplifies Development of Real-time Ethernet Networks for Industrial Automation Applications (Wednesday Mar. 03, 2010)
  Xilinx introduced the first market-specific Targeted Design Platform optimized for industrial automation system design with low-cost, low-power Xilinx(R) Spartan(R)-6 field programmable gate arrays (FPGAs). The Xilinx Industrial Automation Targeted Design Platform accelerates development of real-time Ethernet networks enabling high-speed connectivity and reliable communications beyond the industrial enterprise to the factory floor.
  
  
• Actel Releases Comprehensive Development Environment and Ecosystem for SmartFusion Intelligent Mixed Signal FPGAs (Tuesday Mar. 02, 2010)
  Actel today announced the immediate availability of its comprehensive and easy-to-use development environment for the newly introduced SmartFusion™ intelligent mixed signal FPGAs. The extensive ecosystem includes the Libero® Integrated Design Environment (IDE) v9.0 with Synplify Pro® and Identify from Synopsys®, ModelSim® from Mentor Graphics®, and SoftConsole v3.1, Keil™ and IAR Systems® software IDEs, plus access to leading RTOS and middleware from Micrium.
  
  
• Actel Introduces SmartFusion Devices - FPGAs with ARM Cortex-M3 Processor and Programmable Analog (Tuesday Mar. 02, 2010)
  Actel unveiled SmartFusion™, the world's first intelligent mixed signal FPGA. Available in production quantities, SmartFusion devices feature Actel's proven FPGA fabric, a complete microcontroller subsystem built around a hard ARM® Cortex™-M3 processor and programmable analog blocks on a flash process.
  
  
• Xilinx and Inova Semiconductors Simplify Design Integration of High-Bandwidth Video Connections for Automotive Applications (Tuesday Mar. 02, 2010)
  XA Spartan-6 FPGAs with APIX IP core enables high-speed connectivity solution for infotainment and driver assistance systems with multiple cameras and displays
  
  
• Xilinx Expands Market-Leading Automotive Silicon Portfolio With Spartan-6 FPGAs Optimized to Reduce System Cost (Tuesday Mar. 02, 2010)
  Xilinx introduced the Xilinx(R) Automotive (XA) family of Spartan(R)-6 field programmable gate arrays (FPGAs) optimized for applications requiring high-speed connectivity and high-resolution video performance. These automotive-qualified devices provide the flexibility, scalability, and integration needed to reduce the system cost of automotive infotainment, driver assistance, driver information, and in-vehicle networking products.
  
  
• Altera Transitions its 40-nm Arria II GX FPGAs to Production (Tuesday Feb. 23, 2010)
  Altera today announced it is shipping in volume production the first members of its 40-nm Arria® II GX FPGA family. The Arria II GX device family delivers customers a low-power, low-cost and high-performance FPGA solution specifically targeting 3-Gbps transceiver applications.
  
  
• Xilinx confirms: TSMC in, UMC out at 28-nm (Tuesday Feb. 23, 2010)
  Xilinx said it will use TSMC as one of two foundry suppliers for its 28-nm FPGAs, a major strategy shift that has been the subject of industry rumors and analyst speculation for weeks.
  
  
• Xilinx Picks 28nm High-Performance, Low-Power Process to Accelerate Platforms for Driving the Programmable Imperative (Tuesday Feb. 23, 2010)
  Xilinx today announced the foundation for a next-generation of Xilinx programmable platforms that will give system designers FPGAs that consume half the power at twice the capacity than previously possible for addressing the Programmable Imperative.
  
  
• Samsung Electronics and Xilinx Announce Full Production Qualification for Xilinx's Spartan-6 FPGA Family on 45nm Low-Power Process Technology (Monday Feb. 22, 2010)
  Samsung Electronics and Xilinx announced today that Xilinx's Spartan®-6 FPGA family has attained full production qualification on 45-nanometer (nm) process of Samsung Electronics' Foundry business.