D&R Headline News | Most Popular | SoC News Alerts | |

IP / SOC Products News

• Kudelski IoT empowers hardware security for semiconductor manufacturers with new Secure IP portfolio (Wednesday Jul. 13, 2022)
  Kudelski IoT, a division of the Kudelski Group (SIX: KUD.S), the world leader in digital security and IoT solutions, today announced the launch of its Secure IP portfolio. Secure IP hardware enclaves give semiconductor manufacturers robust cryptographic capabilities when integrated into their system on chip (SoC) products.
  
  
• Agile Analog announces RC Oscillator IP (Monday Jul. 11, 2022)
  Agile Analog™, the analog IP innovators, has announced the availability of its new RC Oscillator IP. This is the first in a new family of analog IP blocks that the company is launching that are designed to make the integration of analog circuits onto ASICs very easy.
  
  
• Creonic Introduces Microchip FPGAs as Supported Technologies (Monday Jul. 11, 2022)
  IP cores can now be provided for low-power families such as PolarFire® and IGLOO® 2, SoC FPGAs like PolarFire SoC and SmartFusion® 2 SoC and furthermore radiation-tolerant devices such as RT PolarFire and RTG4™.
  
  
• Agile Analog announces IR Drop Sensor IP (Monday Jul. 11, 2022)
  Agile Analog™, the analog IP innovators, has designed an IR Drop Sensor for its growing library of analog IP. This is an important safety feature for designers as it monitors for voltage drops when current flows through a resistor, which is called IR drop and can affect the timing of a chip and could result in functional failures if this happens in a critical part of the design.
  
  
• Innolink - The advanced Chiplet solution complies with the Universal Chiplet Interconnect Express (UCIe) standard (Thursday Jul. 07, 2022)
  Innosilicon, a domestic IP provider, ASIC design house, and GPU-enabled leader, announced the first homegrown development of Chiplet solution compatible with the UCIe standard IP solution - Innolink™ Chiplet, which is the first cross-process, cross-package Chiplet connectivity solution, and has been successfully verified in mass production on advanced processes.
  
  
• Brite Semiconductor Introduces Two Innovative Technologies For DDR PHY (Thursday Jul. 07, 2022)
  Brite Semiconductor (“Brite”), a leading custom ASIC & IP provider, today announced the launch of Zero-Latency and True-Adaptive technologies for high-speed DDR PHYs.
  
  
• GUC Demonstrate World's First HBM3 PHY, Controller, and CoWoS Platform at 7.2 Gbps (Thursday Jul. 07, 2022)
  Global Unichip Corp. (GUC), the leader in Advanced ASIC, announced that they have silicon proved their 7.2 Gbps HBM3 solution, using SK hynix’s first available HBM3 samples.
  
  
• Digital Core Design and Resquant are ready for quantum computing-resistant cryptography (Thursday Jul. 07, 2022)
  NIST, the U.S. Department of Commerce’s National Institute of Standards and Technology has just announced (July the 5th, 2022) the first Quantum-Resistant Cryptographic Algorithms. Digital Core Design and Resquant already have them in their joint portfolio.
  
  
• Ludicrous Low Power (L2P) by SILICONGATE (Tuesday Jul. 05, 2022)
  SILICONGATE LDA, the leading provider of Power Management Mixed Signal IP Solutions for ASIC/SoC, announced today the Ludicrous Low Power Mode (L2P). Challenges drive innovation but when you add a motivational word that well describes it, the results can be amazing. This was exactly what happened with the development of the Ludicrous Low Power Mode.
  
  
• Cadence Advances Radar, Lidar and Communications Processing for Automotive, Consumer and Industrial Markets (Monday Jul. 04, 2022)
  Cadence Design Systems, Inc. (Nasdaq: CDNS) today expanded its popular Tensilica® ConnX family of radar, lidar and communications DSPs with the debut of two new DSP IP cores for embedded processing in the automotive, consumer and industrial markets.
  
  
• Vidatronic Announces Power Management IP Now Certified on Globalfoundries' 22FDX® Platform for IoT Applications (Wednesday Jun. 29, 2022)
  Vidatronic, Inc., a leading provider of power management, analog, and security intellectual property (IP) licenses and integrated platform solutions, today announced that Vidatronic’s power management IP achieved certification on GlobalFoundries’ (GF) 22FDX platform.
  
  
• Synopsys and Arm Strengthen Partnership to Advance Next-Gen Mobile SoCs for Arm's Total Compute Solutions (Wednesday Jun. 29, 2022)
  Enabling mutual customers to deliver specialized compute, high performance and high efficiency for mobile applications including laptops, smartphones, gaming and augmented/virtual reality, Synopsys, Inc. (Nasdaq: SNPS) today announced that its design, verification and IP solutions are optimized to deliver maximum performance-per-watt for the latest Arm®v9 architecture-based SoCs.
  
  
• Arm Total Compute Solutions redefine visual experiences and supercharge mobile gaming (Wednesday Jun. 29, 2022)
  Arm sets the standard for performance and efficient compute, and our latest suite of compute solutions for consumer devices will continue to raise the threshold of what’s possible in the mobile market, shaping the visual experiences of tomorrow.
  
  
• UMC, eMemory, and PUFsecurity Announce Successful Silicon-Proven Secure Embedded Flash IP (Tuesday Jun. 28, 2022)
  eMemory and its subsidiary PUFsecurity, and United Microelectronics Corporation announced today the successful silicon qualification of the world’s first PUF (Physical Unclonable Function)-based secure embedded flash solution.
  
  
• Enhanced Serial Peripheral Interface (eSPI) Master/Slave Controller (Tuesday Jun. 28, 2022)
  DCD-SEMI, a leading IP Core provider and SoC design house from Poland has mastered unique DeSPI IP Core. It is a fully configurable eSPI master/slave device supporting all features described in the Enhanced Serial Peripheral Interface Base Specification rev. 1.0.
  
  
• Flex Logix and CEVA Announce First Working Silicon of a DSP with Embedded FPGA to Allow a Flexible/Changeable ISA (Monday Jun. 27, 2022)
  Enabling flexible and changeable instruction sets to meet demanding and changing processing workloads, the ASIC, known as SOC2, was designed and taped out in a TSMC 16 nm technology by Bar-Ilan University SoC Lab, as part of the HiPer Consortium, backed by the Israeli Innovation Authority (IIA).
  
  
• sureCore's ultra-low memory technologies enable designers to create the reality of the metaverse (Monday Jun. 27, 2022)
  Mark Zuckerburg believes so strongly that the future is the metaverse that he changed the name of Facebook to Meta. Suddenly, an old sci-fi word has become the hottest mainstream concept with billions being invested to create its virtual worlds with hardware such as augmented reality smart glasses and full immersion artificial reality goggles.
  
  
• IPrium releases 4-channel ATSC 8VSB Modulator (Thursday Jun. 23, 2022)
  FPGA intellectual property (IP) provider IPrium LLC has today announced that it has expanded its family of DTV Modulator IP products with a new 4-channel ATSC 8VSB Modulator IP Core for AD9789 DAC.
  
  
• CFX announces commercial availability of anti-fuse OTP technology on 90nm CIS process (Thursday Jun. 23, 2022)
  CFX, the one stop shop of embedded flash memory IP and stand alone flash memory IC provider announced today commercial availability of anti-fuse OTP technology on 90nm CIS process.
  
  
• Brite Launches High-Precision 16 bit SAR ADC (Thursday Jun. 23, 2022)
  Brite Semiconductor today announced the launch of high-precision 16-bit SAR ADC. The first test chip of this IP based on SMIC's 55nm process successfully tape-out, and has completed EVB test and can be offered to customers for evaluation.
  
  
• CEVA Extends its RivieraWaves UWB IP to Support CCC's Digital Key 3.0 Standard for Keyless Access to Vehicles (Wednesday Jun. 22, 2022)
  CEVA-RivieraWaves™ UWB platform IP for IEEE 802.15.4z enhanced with an optimized software MAC layer for the Car Connectivity Consortium® Digital Key 3.0, already in design with tier 1 automotive semiconductor
  
  
• M31 Technology has Developed and Validated the Ultra-Low Power 12nm PCIe 5.0 High-Speed Interface IP (Wednesday Jun. 22, 2022)
  M31 Technology, a global IP provider, recently announced that the PCI Express (PCIe) 5.0 specification IP for the 12nm process has been validated and is ready for mass production.
  
  
• Codasip adds Veridify secure boot to RISC-V processors (Wednesday Jun. 22, 2022)
  Codasip, the leader in customizable RISC-V processor IP and processor design automation, today announced that quantum-resistant secure tools from Veridify Security Inc. are now available to support Codasip’s RISC-V processors with a secure-boot function. Veridify’s secure algorithm validates firmware as it loads onto the Codasip processor to reassure RISC-V developers that embedded systems are secure.
  
  
• Cadence Achieves PCIe 5.0 Specification Compliance for PHY and Controller IP in TSMC Advanced Technologies (Tuesday Jun. 21, 2022)
  Cadence Design Systems, Inc. (Nasdaq: CDNS) today announced that its PHY and Controller IP for the PCI Express® (PCIe®) 5.0 specification in the TSMC N7, N6 and N5 process technologies have passed certification tests from PCI-SIG® at the industry’s first event for PCIe 5.0 specification compliance held in April.
  
  
• Imagination launches IMG RTXM-2200 - its first real-time embedded RISC-V CPU (Tuesday Jun. 21, 2022)
  Imagination Technologies announces IMG RTXM-2200, its first real-time embedded RISC-V CPU, a highly scalable, feature-rich, 32-bit embedded solution with a flexible design for a wide range of high-volume devices.
  
  
• SiFive Enhances Popular X280 Processor IP to Meet Accelerated Demand for Vector Processing (Tuesday Jun. 21, 2022)
  SiFive today announced the release of the latest version of its SiFive® Intelligence™ X280 processor, which introduces significant new features including scalability up to a 16-core cache-coherent complex, WorldGuard trusted protection, and a new interface allowing for seamless integration between the X280 vector unit and customer-designed external AI accelerators or other coprocessors, called VCIX (Vector Coprocessor Interface eXtension).
  
  
• World's First AV1 Decoder Silicon IP with support for 12-bit pixel size and 4:4:4 Chroma Sub-Sampling Released by Allegro DVT (Monday Jun. 20, 2022)
  Allegro DVT, the leading provider of video processing silicon IPs and video compliance streams, has announced that its D310 AV1 decoder silicon IP now supports 12-bit sample size and 4:4:4 chroma sub-sampling.
  
  
• Fraunhofer IPMS develops CANsec Controller IP-Core CAN-SEC (Monday Jun. 20, 2022)
  Modern vehicles have a large number of electronic systems that are networked with each other. Since these systems are at risk from cyber attacks, Fraunhofer IPMS developed a CANsec IP core that makes vehicle systems more secure.
  
  
• World's first end-to-end integration of ZKP with FPGAs. (Monday Jun. 20, 2022)
  Today InAccel releases the first end-to-end integration of FPGAs with multiple, state of the art, ZK frameworks. ZK Playground is an interactive web-based development environment that allows anyone to test zkSNARK circuits on top of FPGAs, using the libraries of their choice
  
  
• QuickLogic and eTopus Announce Disaggregated, Flexible eFPGA Chiplet Template (Thursday Jun. 16, 2022)
  QuickLogic Corporation (NASDAQ: QUIK), a developer of ultra-low power multi-core voice-enabled SoCs, embedded FPGA IP, and Endpoint AI solutions, and eTopus, a leader in high speed, low latency, low power connectivity IP, today announced the industry’s first disaggregated eFPGA-enabled chiplet template solution.