D&R Headline News | Most Popular | SoC News Alerts | |

IP / SOC Products News

• ARM Announces AMBA SystemC Interface to Enable System-Level Design (Monday Mar. 03, 2003)
  ARM Announces AMBA SystemC Interface to Enable System-Level Design
  
  
• Artisan Components’ Memories And iRoC’s M-RoCKIT Platform Enable Building Of Soft Error Free Memories (Monday Mar. 03, 2003)
  Artisan Components’ Memories And iRoC’s M-RoCKIT Platform Enable Building Of Soft Error Free Memories
  
  
• Athena releases ultra low power FFT Cores (Wednesday Feb. 26, 2003)
  Athena releases ultra low power FFT Cores
  
  
• InProComm's Wireless LAN Intellectual Property Achieves TSMC's Three-Star IP Alliance Status (Monday Feb. 24, 2003)
  InProComm's Wireless LAN Intellectual Property Achieves TSMC's Three-Star IP Alliance Status
  
  
• IBM weaves multithreading into Power5 (Monday Feb. 24, 2003)
  IBM weaves multithreading into Power5
  
  
• Agere Systems Announces Universal Serial Interface Platform to Increase Data Throughput in High-Speed Storage Applications (Monday Feb. 24, 2003)
  Agere Systems Announces Universal Serial Interface Platform to Increase Data Throughput in High-Speed Storage Applications
  
  
• Cascade Semiconductor Solutions, Inc. Announces License Agreement and General Availability for PCI Express* IP (Wednesday Feb. 19, 2003)
  Cascade Semiconductor Solutions, Inc. Announces License Agreement and General Availability for PCI Express* IP
  
  
• NurLogic announces the development of its 2.5GBPS PCI Express PHY IP Core (Wednesday Feb. 19, 2003)
  NurLogic announces the development of its 2.5GBPS PCI Express PHY IP Core
  
  
• MorethanIP and Innocor announce the interoperability check of MorethanIP 10 Gigabit Ethernet MAC (Medium Access Control) and 10G-BaseR PCS (Physical Coding Sub-Layer) with Innocor’s 10 Gigabit Ethernet test solution (Wednesday Feb. 19, 2003)
  MorethanIP and Innocor announce the interoperability check of MorethanIP 10 Gigabit Ethernet MAC (Medium Access Control) and 10G-BaseR PCS (Physical Coding Sub-Layer) with Innocor’s 10 Gigabit Ethernet test solution
  
  
• Hantro Launches New High-Resolution Hardware-Based VGA Video Codec (Tuesday Feb. 18, 2003)
  Hantro Launches New High-Resolution Hardware-Based VGA Video Codec
  
  
• Mentor Graphics Unveils PCI Express Configurable Controller (Tuesday Feb. 18, 2003)
  Mentor Graphics Unveils PCI Express Configurable Controller
  
  
• Genesys Logic Introduces PCI Express Product Family (Tuesday Feb. 18, 2003)
  Genesys Logic Introduces PCI Express Product Family
  
  
• Motorola's Semiconductor Products Sector Licenses Transdimension's USB On-the-Go (OTG) Technology for Next-Generation Wireless Devices (Tuesday Feb. 18, 2003)
  Motorola's Semiconductor Products Sector Licenses Transdimension's USB On-the-Go (OTG) Technology for Next-Generation Wireless Devices
  
  
• Rambus Unveils Redwood, the Industry's Fastest Parallel Bus Logic Interface (Monday Feb. 17, 2003)
  Rambus Unveils Redwood, the Industry's Fastest Parallel Bus Logic Interface
  
  
• Jennic Launches its SPI-3 Interface IP core to Address the Requirements of Several Applications Across the Line Card (Monday Feb. 17, 2003)
  Jennic Launches its SPI-3 Interface IP core to Address the Requirements of Several Applications Across the Line Card
  
  
• Comsys Announces Integrated GSM / GPRES Baseband IP Solution Based On ParthusCeva's XpertTeak Platform (Monday Feb. 17, 2003)
  Comsys Announces Integrated GSM / GPRES Baseband IP Solution Based On ParthusCeva's XpertTeak Platform
  
  
• Aware, Inc. Commends Completion of the New ADSL2+ Standard (Thursday Feb. 13, 2003)
  Aware, Inc. Commends Completion of the New ADSL2+ Standard
  
  
• Bell Labs to license turbo decoder chip for 3G terminals (Wednesday Feb. 12, 2003)
  Bell Labs to license turbo decoder chip for 3G terminals
  
  
• Hyperstone introduces RISC/DSP microprocessor in TFBGA packaging and as a macro cell for SoC designs (Wednesday Feb. 12, 2003)
  Hyperstone introduces RISC/DSP microprocessor in TFBGA packaging and as a macro cell for SoC designs
  
  
• MorethanIP provides new Gigabit Ethernet IP solutions for programmable logic devices and ASIC (Tuesday Feb. 11, 2003)
  MorethanIP provides new Gigabit Ethernet IP solutions for programmable logic devices and ASIC
  
  
• Analysis: Rambus readies four-channel DRAM (Tuesday Feb. 11, 2003)
  Rambus readies four-channel DRAM
  
  
• Intel unveils 'building blocks' for 10-GHz processors (Monday Feb. 10, 2003)
  Intel unveils 'building blocks' for 10-GHz processors
  
  
• Micronas Licenses USBHS-OTG From ARC International (Monday Feb. 10, 2003)
  Micronas Licenses USBHS-OTG From ARC International
  
  
• Cambridge Consultants Ltd (CCL) launches a Configurable DSP core targeting cost-sensitive applications through compact size, and novel adaptive datapath (Friday Feb. 07, 2003)
  Cambridge Consultants Ltd (CCL) launches a Configurable DSP core targeting cost-sensitive applications through compact size, and novel adaptive datapath
  
  
• SiWorks Inc. Launches High Speed FFT and Viterbi Cores (Thursday Feb. 06, 2003)
  SiWorks Inc. Launches High Speed FFT and Viterbi Cores
  
  
• Ittiam Systems Launches 802.11b Wireless LAN IP - High Performance, Proven and Ready for SOC Integration (Wednesday Feb. 05, 2003)
  Ittiam Systems Launches 802.11b Wireless LAN IP - High Performance, Proven and Ready for SOC Integration
  
  
• ChipIdea's Analog Front-End for Power Line Communications Modem sucessfully integrated in INSONET transceiver chip (Tuesday Feb. 04, 2003)
  ChipIdea's Analog Front-End for Power Line Communications Modem sucessfully integrated in INSONET transceiver chip
  
  
• Agere Systems licenses Accelerant's 6.25 Gb/s backplane transceiver core and becomes Accelerant's exclusive ASIC partner (Monday Feb. 03, 2003)
  Agere Systems licenses Accelerant's 6.25 Gb/s backplane transceiver core and becomes Accelerant's exclusive ASIC partner
  
  
• PTSC Granted Patent by European Patent Office RISC Microprocessor Architecture (Monday Feb. 03, 2003)
  PTSC Granted Patent by European Patent Office RISC Microprocessor Architecture
  
  
• Sarnoff Video Processing Technology Now Available As Silicon IP Cores for Integrated Circuits (Thursday Jan. 30, 2003)
  Sarnoff Video Processing Technology Now Available As Silicon IP Cores for Integrated Circuits