D&R Headline News | Most Popular | SoC News Alerts | |

FPGA / CPLD News

• Achronix and Opticomp jointly demonstrate multipath 40Gb/s Optical Networking Solution (Tuesday Aug. 31, 2010)
  Achronix Semiconductor and Opticomp announce a powerful, flexible platform for developing, characterizing, and demonstrating state-of-the-art high-speed optical data communication. The 120 Gb/s multiport system (expandable to 160 Gb/s) can be used with individual optical modules or with multiple 40Gb/s optical paths connected together into a network.
  
  
• SiliconBlue Ships Highest Logic Capacity FPGA in 6x6 mm Footprint Package (Monday Aug. 23, 2010)
  SiliconBlue today announced immediate availability of two new device packages for its iCE65™ mobileFPGA™ family. The iCE65L01 device with 1,280 logic cells is now offered in a 5x5 mm, 81-ball BGA package with 63 user I/O pins, and the iCE65P04 device with 3,520 logic cells is now offered in a 6x6 mm, 121-ball BGA package with 95 user I/O pins.
  
  
• Unison Ultra Tiny Linux OS Now Available for Actel SmartFusion Devices (Thursday Aug. 19, 2010)
  Actel and RoweBots today announced the immediate availability of Unison, an ultra tiny Linux® compatible OS for SmartFusion™ devices.
  
  
• Lattice Announces Improved Synthesis and Power Optimization in CPLD Design Tools (Monday Aug. 16, 2010)
  Lattice Semiconductor today announced the immediate availability of Version 1.4 of its ispLEVER(R) Classic design tool suite. The ispLEVER Classic design software has been upgraded with the addition of Synopsys Synplify Pro with the HDL Analyst feature set, and an improved ispMACH(R) 4000ZE CPLD fitter with improved power optimization.
  
  
• Actel Releases Windows 7 Compliant Libero IDE (Thursday Aug. 12, 2010)
  Actel today announced Windows® 7 support in Libero® Integrated Design Environment (IDE) v9.0 Service Pack 1 and Service Pack 2. These latest releases of Actel's comprehensive software toolset also provide key new features for SmartFusion™ intelligent mixed signal FPGAs and RTAX-DSP FPGAs.
  
  
• Rochester Electronics Provides Continuous Support of Altera's FPGAs (Wednesday Aug. 11, 2010)
  Rochester Electronics has been selected as an authorized distributor of Altera's legacy and end-of-life (EOL) field programmable gate array (FPGA) devices. Rochester has acquired finished devices as well as wafer/die, intellectual property, test programs, and test equipment from Altera to extend the long-term availability of many mission-critical Altera semiconductor devices. These devices include the EP1810, EP610, and EP910 product families which are used in military, aerospace, and industrial applications.
  
  
• Actel Announces New FlashPro4 Programmer (Tuesday Jul. 27, 2010)
  Actel today announced FlashPro4, the newest hardware programmer supporting Actel's flash FPGAs: the IGLOO® series and ProASIC®3 series (including RT ProASIC3), SmartFusion™ and Actel Fusion® families. FlashPro4 also supports FPGA embedded software program and debug managed by Actel's SoftConsole Integrated Design Environment (IDE) for embedded processors.
  
  
• Xilinx Improves Design Flow for Industry's Only Proven Partial Reconfiguration FPGA Technology with ISE Design Suite 12.2 (Tuesday Jul. 27, 2010)
  ISE 12.2 Delivers New Partial Reconfiguration Design Flow and 24 Percent Reduction in BRAM Power Consumption with Intelligent Clock Gating
  
  
• Altera's Stratix V FPGAs Provide RLDRAM 3 Memory Support (Monday Jul. 26, 2010)
  Altera today announced that its Stratix® V family of FPGAs is optimized to support Micron Technology's next-generation reduced-latency DRAM (RLDRAM® 3 memory). Stratix V FPGAs provide networking equipment manufacturers with a memory interface solution capable of transferring voice, video and data across the Internet quickly and efficiently.
  
  
• Actel's Radiation-Tolerant Flash Based FPGAs Now Qualified for Spaceflight Systems (Monday Jul. 19, 2010)
  Actel today announced the first fully qualified flash based FPGAs for space flight applications. Actel's RT ProASIC®3 family successfully passed the extensive testing required for MIL-STD-883 Class B qualification.
  
  
• Actel's RTAX-DSP FPGAs Achieve MIL-STD-883 Class B Qualification (Monday Jul. 19, 2010)
  Actel today announced that its radiation-tolerant RTAX-DSP FPGAs have completed qualification in accordance with the military and aerospace industry standard MIL-STD-883 Class B specification.
  
  
• Xilinx Launches First High-Density, Rad-Hard Reconfigurable FPGA For Space Applications (Monday Jul. 19, 2010)
  Xilinx today launched the industry's first high-density, rad-hard reconfigurable FPGA for withstanding radiation environments encountered by applications ranging from low earth-orbiting satellites to systems supporting inter-planetary missions.
  
  
• Lattice Expands Reference Design Portfolio for Popular MachXO and ispMACH 4000ZE PLDs (Monday Jul. 19, 2010)
  Lattice today announced that it has released more than 90 reference designs optimized for the MachXO(TM) and ispMACH(R) 4000ZE PLDs.
  
  
• Altera Ships Lowest Power FPGAs with 6.375-Gbps Transceivers (Monday Jul. 12, 2010)
  Altera today announced it has enhanced its Arria® II GX FPGA variant with 6.375-Gbps transceivers and up to 1.25-Gbps LVDS support, while broadening the reach of the family with the addition of the new Arria II GZ FPGA variant.
  
  
• SiliconBlue Ships World's Smallest Footprint FPGA for Mobile Handsets (Monday Jul. 12, 2010)
  SiliconBlue® Technologies today announced the immediate availability of the iCE65L01™ mobileFPGA device in the CS36 package, which is a 36-pin, 2.5 x 2.5 mm wafer-level chip scale package. At 6.25 mm2 and 11.5 milligrams, the iCE65L01 is small and light, yet it provides over 14 times the logic capacity of its nearest competitor.
  
  
• Altera's Quartus II Software Version 10.0 Delivers Unprecedented Performance and Productivity for High-End FPGAs (Wednesday Jul. 07, 2010)
  Altera today announced the release of its Quartus ® II development software version 10.0. Quartus II software v10.0 continues to provide an industry-leading productivity advantage by delivering 2X to 3X faster compile times than the nearest competitor for high-density designs.
  
  
• Lattice and Affarii Technologies Offer Complete Remote Radio Head Hardware Solution for Wireless Infrastructure (Tuesday Jun. 29, 2010)
  Lattice today announced that it has partnered with Affarii Technologies to demonstrate the industry's lowest cost, low power Remote Radio Head (RRH) solution at 1300mW per antenna. The integration of all RRH processing has been achieved on a single LatticeECP3(TM)-150 device.
  
  
• "Lattice Diamond" FPGA Design Software Heralds New Era for Low Power, Cost Sensitive FPGA Applications (Monday Jun. 28, 2010)
  Lattice Semiconductor today announced Version 1.0 of its Lattice Diamond(TM) FPGA design software. Lattice Diamond software provides a complete set of tools, design flows and user interface that enables designers to more quickly target low power, cost sensitive FPGA applications.
  
  
• Altera Delivers Industry's First Single-Chip Solution for HD WDR Surveillance Cameras (Tuesday Jun. 22, 2010)
  Altera announced today the industry's first high-definition (HD), surveillance internet protocol (IP) camera reference design on a single FPGA. This unique solution features Altera's low-cost Cyclone(R) III or Cyclone IV FPGAs and intellectual property from Eyelytics and Apical supporting AltaSens' 1080p60 A3372E3-4T and Aptina's 720p60 MT9M033 HD Wide Dynamic Range (WDR) CMOS image sensors.
  
  
• Actel Announces Power Management Solution for SmartFusion Intelligent Mixed Signal FPGAs (Tuesday Jun. 22, 2010)
  Actel today announced a power management solution for its newly introduced SmartFusion™ intelligent mixed signal FPGAs. Actel's Mixed Signal Power Manager (MPM) Solution includes a complete reference design with graphical configurator to enter power sequencing and trimming requirements. The design takes full advantage of the capabilities of SmartFusion devices and is targeted to the MPM Daughter Card which can be used with either the SmartFusion Evaluation Kit or SmartFusion Development Kit.
  
  
• Xilinx 7 Series FPGAs Slash Power Consumption by 50% and Reach 2 Million Logic Cells on Industry's First Scalable Architecture (Monday Jun. 21, 2010)
  Virtex-7, Kintex-7, and Artix-7 Families Deliver Breakthrough Levels of Lower Power, System Performance and Design Productivity to Support New Applications and Markets
  
  
• Xilinx Spartan-6 FPGA First in Industry to Support MECHATROLINK-III Interface for Low-cost, High-speed Factory Automation Networks (Friday Jun. 18, 2010)
  Xilinx announced today that its FPGAs would be the first in the industry to support the MECHATROLINK-III specification, an open motion field network communications standard established by the Iruma, Saitama Prefecture, Japan-based MECHATROLINK Members Association. Xilinx Alliance Program member Tokyo Electron Device Limited has developed an IP core compatible with the MECHATROLINK-III standard for implementation with the low-cost Spartan(R)-6 FPGA family.
  
  
• SiliconBlue's New iCEcube2 Development Tool Enables the Creation of Breakthrough Innovative Functions That Compliment Mobile Chipsets (Tuesday Jun. 15, 2010)
  SiliconBlue today announced the production availability of its new iCEcube2™ EDA development tool. The new tool is a result of SiliconBlue’s development partnership with Synopsys bringing the stable, robust FPGA synthesis of Synplify Pro® software to mobile designers, many of whom have never experienced the benefits of FPGAs before and seek an easy-to-use solution.
  
  
• Altera Starts Production Shipments of Highest Density Member of Its Stratix IV FPGA Family (Monday Jun. 14, 2010)
  Altera today announced it is shipping in production the highest density member of its 40-nm Stratix® IV FPGA family. Featuring 820K logic elements (LEs), the Stratix IV E EP4SE820 device is ideally suited for a variety of high-end applications that require high-density, high-performance and low-power FPGAs, including ASIC prototyping and emulation, wireless, wireline, military, computer and storage.
  
  
• Xilinx Virtex-6 and Spartan-6 FPGA Connectivity Targeted Reference Designs Support PCI Express-Compliant Designs (Monday Jun. 07, 2010)
  Xilinx today announced that its Spartan(R)-6 and Virtex(R)-6 FPGA Connectivity Targeted Reference Designs are PCI Express(R) compliant, offering developers a comprehensive, real-world example to reference for their next high-speed Serial I/O design. As part of Xilinx's Connectivity Targeted Design Platform, the reference designs help enable fast deployment of customer end-product systems by giving designers the resources they need to focus their design time on differentiation.
  
  
• New Low Cost Brevia Development Kit Accelerates Application Development for Populare LatticeXP2 FPGA Family (Monday Jun. 07, 2010)
  Lattice today announced the immediate availability of a new versatile LatticeXP2™ Brevia Development Kit and 28 new silicon-proven reference designs, which are ideal for developing high volume, cost sensitive, high density applications. The low cost Brevia Development Kit is currently available for a promotional price of only $29.
  
  
• Altera's Stratix IV GT FPGA Selected by NEC for Use in Advanced 100G Transponder Card for DWDM System (Tuesday Jun. 01, 2010)
  Altera today announced its high-performance Stratix® IV GT FPGAs featuring integrated 11.3-Gbps transceivers were selected by NEC Corporation for use in a 100G transponder card for its Dense Wavelength Division Multiplexed (DWDM) system, one of the most advanced DWDM systems in the world.
  
  
• Menta Unveils eFPGA Creator, Industry's First Development Suite to Create Customizable Programmable Logic Architecture (Tuesday May. 25, 2010)
  Menta today announced eFPGA Creator® the first complete development tool suite that allows designers to create customizable programmable logic architecture. By providing full control over the parameters of the embedded-FPGA structure, eFPGA Creator gives users the ability to define, build, analyze and validate the target capacity, performance, interconnect density and programming method.
  
  
• Wipro Technologies Selects Lattice MachXO PLDs for New Server Platforms (Tuesday May. 18, 2010)
  Lattice today announced that Wipro has selected the MachXO(TM) PLD family for use in their new server platforms. The MachXO device performs many of the general purpose I/O expansion, interface bridging and power-up management functions required for the new server designs.
  
  
• Actel Releases New Development Kit Targeted at System Designers in Need of ARINC 429 Development Platform (Monday May. 17, 2010)
  Actel today announced the introduction of a new ARINC 429 development kit using Actel's proven Core429 IP core. The Core429 Development Kit combines a Fusion Advanced Development Kit, an IP daughter card, and a Core429 daughter card.