IP / SOC Products News
-
Verayo Secures FPGAs with Silicon Signatures (Wednesday Dec. 10, 2008)
Verayo today announced the availability of its new Soft PUF technology for FPGAs and FPGA-based systems. Soft PUF extracts chip-unique signatures to authenticate the FPGA silicon, the underlying board or system.
-
IPextreme announces availability of Freescale HCS08 microprocessor IP Core (Wednesday Dec. 10, 2008)
The Freescale HCS08 is a synthesizable, state-of-the-art, high performance and low power 8-bit microprocessor that can be easily integrated into any ASIC or FPGA design. The HCS08 also provides an easy migration path to Freescale’s 32-bit ColdFire architecture.
-
LogicVision and Dolphin Technology Join Forces to Deliver Industry's Most Advanced High-Yield Embedded Memory Solution (Tuesday Dec. 09, 2008)
LogicVision and Dolphin Technology today announced that Dolphin Technology is offering an integrated high-performance and high-yield embedded memory solution that combines the best-in-class technologies from both companies.
-
CAST Deciphers Security System Design Challenges with New AES Encryption IP (Thursday Dec. 04, 2008)
CAST, Inc. today announced a new family of AES IP cores that make it easier for designers to include fast hardware encryption in security-sensitive electronic systems.
-
Plurality's 64-Core Accelerator Delivers Market's Highest Performance per Cost, Power and Size (Wednesday Dec. 03, 2008)
Plurality Ltd. today announced the industry’s first complete silicon Intellectual Property (IP) solution for its HyperCore™ processor, the market’s most powerful, space-saving and energy-efficient 64-core shared-memory processing engine.
-
Silicon Image Introduces 225 MHz HDMI v1.3 PHY IC and Soft Link IP Core for Consumer Electronics Applications (Monday Dec. 01, 2008)
Silicon Image today announced its 225 MHz HDMI™ version 1.3 PHY solution, consisting of the SiI9204 HDMI v1.3 transmitter PHY semiconductor and companion HDMI v1.3 link layer intellectual property (IP) core.
-
eMemory 0.13um OTP Used in LCD Driver Mass Production at TSMC (Wednesday Nov. 26, 2008)
eMemory have entered the stage of mass production of 0.13um embedded NVM at tsmc, and of completeness in constructing TSMC 0.13um OTP 1.5V/6V/32V high-voltage platform and 0.13um OTP Fuse availability, providing application for high efficiency small panel LCD driver IC in terms of enhancement of customers’ competitiveness.
-
DE Releases UltraLong FFT IP Cores for Xilinx FPGAs (Tuesday Nov. 25, 2008)
DE announces the availability for immediate delivery the UltraLong FFT IP Core for Xilinx FPGAs
-
Imagination Technologies extends POWERVR I2P Interlace-to-Progressive scan converter IP core family (Tuesday Nov. 25, 2008)
These latest versions of Imagination's broadcast quality interlace-to-progressive scan converter technology deliver substantially improved image quality, without silicon area penalty. Both cores are available for licensing from Imagination now and are already in design with Imagination's lead partners.
-
POWERVR SGX540 from Imagination Technologies now in silicon (Tuesday Nov. 25, 2008)
POWERVR SGX540 typically delivers twice the performance of POWERVR SGX530 while consuming significantly less than double the silicon area or power consumption.
-
Sundance and Dillon Marry Fastest FFT with Fastest Virtex-5 LXT FPGA (Monday Nov. 24, 2008)
Sundance and Dillon Engineering Merge Signal Processing Expertise and FFT IP to Deliver Benchmark Performance for Embedded Defense, Industrial, Geophysical & Medical Systems
-
Ultra-low power 16-bit microcontroller core consumes less than 40 uA per MIPS. (Friday Nov. 21, 2008)
Tiempo today announces its new chip, fully operational at first run, that silicon-proves its 16-bit microcontroller core IP – TAM16 – on a CMOS 130 nm general-purpose process. The chip logic has been entirely designed in Tiempo’s innovative asynchronous and delay insensitive technology.
-
POWERVR SGX520, the world’s smallest OpenGL ES 2.0 core achieves Khronos conformance (Thursday Nov. 20, 2008)
POWERVR SGX520 is the world’s smallest 3D graphics processor solution to achieve OpenGL ES 2.0 conformance - reinforcing POWERVR’s credentials as the leading mobile and embedded graphics acceleration solution. POWERVR SGX520 is less than 2.6mm2 in TSMC 65LP process.
-
Imagination announces latest POWERVR VXE video encoder IP cores (Wednesday Nov. 19, 2008)
Imagination Technologies announced today the availability of two new IP cores in the POWERVR™ VXE video encoder family. POWERVR VXE251 and VXE280 deliver multi-standard encode at SD and HD resolutions respectively
-
GDA Technologies Ships Configurable USB 3.0 Controller (Tuesday Nov. 18, 2008)
GDA Technologies announced plans today to ship “Pravega”--its USB 3.0 family of cores consisting of a highly configurable Superspeed device and host controllers that are interoperable with third party USB 3.0 PHY’s running at 5 Gbits/s maximum speeds.
-
Digital Blocks Extends the DB9000 TFT LCD Controller IP Core Family with the availability of the DB9000AXI for the AMBA 3.0 Interconnect (Tuesday Nov. 18, 2008)
The DB9000AXI IP Core targets TFT LCD panels with 1 Port of 18-bit digital (6-bits/color) or 24-bit digital (8-bits/color) interface or a 2 Port interface, with each port up to 24-bit digital (8-bits/color). The DB9000AXI, with its 64-bit AXI interface and programmable 2 Port TFT LCD Panel Interface, specifically targets high resolution displays.
-
sRAM generator HAUMEA at 90 nm on DOLPHIN Integration's website (Tuesday Nov. 18, 2008)
The winning performance mix BCD, Best for Consumption and Density, is heralded by the new sRAM Haumea generator at 90 nm LP process.
-
Wipro-NewLogic delivers WLAN and Bluetooth RF IPs in TSMC 90nm (Monday Nov. 17, 2008)
Wipro-NewLogic today announced that its Bluetooth 2.1+Enhanced Data Rate RF IP (BOOSTTM RF) and IEEE 802.11a/b/g WLAN RF IP (WiLDTM90 RF) are silicon proven in TSMC 90nm.
-
Faraday Technology and Fresco Logic Partner to Validate SuperSpeed USB PHY (USB 3.0) with SuperSpeed Digital xHCI Host and Device Controller (Friday Nov. 14, 2008)
Faraday Technology and Fresco Logic today announced a partnership to validate the integration of Faraday's USB 3.0 (SuperSpeed USB) PHY IP (Physical Layer IP) with Fresco Logic's USB 3.0 xHCI Host and Device Controller IP.
-
Microtronix updates Multi-port SDRAM Memory Controller IP Cores to support Stratix III and Arria GX FPGA devices. (Thursday Nov. 13, 2008)
To improve performance of the Memory Controller IP cores, the internal structure was redesign to improve clock distribution networks and incorporate new architectural features available in Stratix III devices. These design changes improved timing closure and boosted DDR2 memory performance from 333 MHz in a Stratix II to over 400 MHz in a top speed grade Stratix III device.
-
PLDA Announces SuperSpeed USB IP Solutions, Providing Designers With Immediate Ability to Integrate USB 3.0 Host And Device Functionality (Thursday Nov. 13, 2008)
PLDA today announced the immediate availability of a new line of SuperSpeed USB IP products designed for ASIC and FPGA.
-
Synopsys Announces Complete SuperSpeed USB IP Solution Consisting of Device Controller, PHY and Verification IP (Wednesday Nov. 12, 2008)
Synopsys today announced a complete, single vendor SuperSpeed USB IP solution consisting of the DesignWare® device controller, PHY and verification IP.
-
Forty CAST IP Cores Validated for Mentor Graphic's Precision FPGA Synthesis Tool (Wednesday Nov. 12, 2008)
CAST, Inc. is working with Mentor Graphics® to ensure that users of the company’s FPGA synthesis design flow have a superior experience using CAST’s IP cores.
-
Coreworks introduces SideWorks, a high-performance, small footprint and ultra low power licensable Digital Signal Processing (DSP) Core (Tuesday Nov. 11, 2008)
SideWorks™ creates breakthrough in addressing Audio and Video applications in demand of area-optimized, performance and optimal power consumption
-
eASIC and Video-Cores Deliver Low-Cost Video IP Solutions (Tuesday Nov. 11, 2008)
eASIC and Video-Cores today announced the immediately availability of proven video IP cores for eASIC’s low-cost Nextreme ASICs.
-
Kilopass Technology Announces 30% Price Reduction In Embedded Non-Volatile Memory for Integrated Circuit (IC) Design (Monday Nov. 10, 2008)
Based on five years of product success, SnapXPM comprises a series of pre-configured non-volatile memories across more than 10 semiconductor process technologies. The off-the-shelf products are available now and are priced at 25% to 30% lower than the existing XPM products.
-
ARM Announces Industry's First Silicon-on-Insulator Physical IP Library for IBM's New 45nm SOI Foundry (Monday Nov. 10, 2008)
ARM today announced the industry's first Silicon-on-Insulator (SOI) physical IP library including standard cell, memory and I/O libraries for IBM's fully enabled 45nm SOI foundry, also announced today.
-
Northwest Logic Announces the Immediate Availability of x8 PCI Express 2.0 Solution For Xilinx Virtex-5 FXT FPGA Platform (Monday Nov. 10, 2008)
Northwest Logic announces the immediate availability of a high-performance, hardware-proven x8 PCI Express(R) 2.0 Solution for Xilinx's Virtex(R)-5 FXT FPGA platform. This solution combines Northwest Logic's full-featured x8 PCI Express 2.0 cores and software to provide a complete, pre-packaged x8 PCI Express 2.0 solution.
-
Manycore Processor Adoption Barriers Lowered by New Development Tools from Plurality (Thursday Nov. 06, 2008)
The tools will facilitate the evaluation and widespread adoption of Plurality’s technology. Manycore architecture – from tens to thousands of cores per processor – is widely acknowledged as the natural evolution of multicore processing. HAL processors will offer the highest performance at the lowest price per watt per square millimeter of any chip-level shared memory machine currently on the market.
-
Northwest Logic Announces the Immediate Availability of x8 PCI Express 2.0 Solution For Xilinx Virtex-5 FXT FPGA Platform (Saturday Nov. 21, 1998)
This solution combines Northwest Logic’s full-featured x8 PCI Express 2.0 cores and software to provide a complete, pre-packaged x8 PCI Express 2.0 solution. The solution enables high-performance x8 PCI Express 2.0 designs to be quickly developed for Virtex-5 FXT FPGAs.