D&R Headline News | Most Popular | SoC News Alerts | |

IP / SOC Products News

• Xilinx Announces LDPC Error Correction IP Fundamental to Enabling Next Generation Flash-Based Applications for the Cloud and Data Center Storage Market (Monday Aug. 10, 2015)
  Xilinx today announced its Low-Density Parity-Check (LDPC) error correction IP fundamental to enabling next generation Flash-based applications for the cloud and data center storage market.
  
  
• Moortec Semiconductor Announce New Embedded Process Detector (MEPD) (Wednesday Aug. 05, 2015)
  The New Moortec Embedded Process Detector (MEPD) circuit provides the means for advanced node Integrated Circuit (IC) developers to detect the process variations brought about by manufacturing variability and drift of advanced node core digital MOS devices. The Process Detector can be used to enable a continuous Dynamic Voltage & Frequency Scaling (DVFS) optimisation system, monitor manufacturing variations on and if required, across chip, gate delay measurements, critical path analysis, critical voltage analysis and also monitor silicon ‘ageing’.
  
  
• eMemory Integrates OTP and MTP to Offer Industry-Leading Combo and Hybrid Silicon IPs (Wednesday Aug. 05, 2015)
  eMemory announced today the availability of industry-leading Combo and Hybrid solutions in addition to its logic-process-based OTPs and MTPs, providing customers with more diverse memory solutions. The Combo solution is a combination of individual OTP and MTP silicon IPs while the Hybrid solution is an integration of both types in a single silicon IP.
  
  
• PLDA Announces SATA Express Support in Their Industry-leading XpressRICH3-AXI PCIe IP (Tuesday Aug. 04, 2015)
  PLDA, the industry leader in PCI Express® controller IP solutions, today announced that its XpressRICH3-AXI PCIe® 3.0 IP is now fully compliant with the SATA Express™ standard.
  
  
• Synopsys and ASMedia Announce Industry's First USB 3.1 Interoperability Demonstration (Monday Aug. 03, 2015)
  Synopsys and ASMedia today announced the successful interoperability demonstration of Synopsys' DesignWare® USB 3.1 Device Controller IP with ASMedia's USB-IF certified USB 3.1 Host Controller IC.
  
  
• Arasan Announces Ethernet IP Solutions for Automobiles (Thursday Jul. 30, 2015)
  Arasan’s UNH Certified Gigabit Ethernet IP with AVB provides a flexible, scalable and reusable networking solution for the next generation of automobiles
  
  
• Synopsys Achieves Certification from Multiple Standards Organizations for Portfolio of IP on TSMC 16-nm FinFET Plus Process (Wednesday Jul. 29, 2015)
  Synopsys today announced that it has achieved certification and compliance from multiple standard organizations for a broad range of DesignWare® IP on the TSMC 16-nm FinFET Plus (16FF+) process including USB 2.0 and USB 3.0, PCI Express® 3.1, HDMI 2.0, MIPI® D-PHYSM and Serial ATA (SATA™) IP solutions.
  
  
• Arasan Chip Systems Introduces CAN FD Total IP Solution for Automotive (Wednesday Jul. 29, 2015)
  Arasan’s Controller Area Network for Flexible Data (CAN FD) Controller IP provides increased bandwidth for CAN networking solutions for the next generation of automobiles.
  
  
• Synopsys Announces Industry's First USB Type-C IP Solutions (Tuesday Jul. 28, 2015)
  Synopsys, Inc. (Nasdaq:SNPS) today introduced the industry's first USB IP solutions that support the USB Type-C™ (USB-C™) connectivity specification as well as the USB 3.1, 3.0 and 2.0 specifications.
  
  
• Creonic Releases 4G 1 Gbit/s Turbo Decoder IP Core for LTE and LTE Advanced (Thursday Jul. 23, 2015)
  Creonic announced today the release of their off-the-shelf 4G LTE and LTE-A turbo decoder IP core for base station and mobile device markets. The IP core complements the company's comprehensive offer of forward error correction IP.
  
  
• Dolphin Integration unveils its ultra-low quiescent-current regulator for IoT Systems-on-Chip at 55 nm (Monday Jul. 20, 2015)
  Dolphin Integration rolls-out the qLR-Aubrey, its ultra-low quiescent-current Linear Regulator. Featuring 150 nA of quiescent current and driving up to 1 mA, this regulator is an essential component enabling system architects to take benefit of the lowest retention voltage for their power island, as low as 0.55 V, while ensuring an efficient voltage regulation of logic in retention.
  
  
• StreamDSP Announces latest v5.1 update to its VITA 17.1 sFPDP IP Core (Wednesday Jul. 15, 2015)
  The release of version 5.1 of the VITA 17.1 sFPDP IP core has been announced by StreamDSP, enabling support for Arria-II GZ, Arria-V GZ, Zynq-7000, and Virtex UltraScale to the already long list of support FPGA families.
  
  
• IP-Maker NVMe Compliant Solution for Software Defined Storage (Monday Jul. 13, 2015)
  IP-Maker, the leading company in NVM Express (NVMe) technology, presents a NVMe software defined storage (SDS) solution, featuring a NVMe compliant interface, low latency, low power and design flexibility.
  
  
• Algo-Logic Systems Launches 40Gbps TCP Endpoint on ReFLEX XpressGX5-LP FPGA Board (Thursday Jul. 09, 2015)
  The IP-Core enables FPGA-implemented logic to directly communicate over 40 Gigabit Ethernet networks with remote hardware or software devices and includes easy to use hardware application programming interface that supports multiple real-world accelerated datacenter use cases
  
  
• Intilop releases their 7 Gen. 1024 Full TCP & UDP Session Hardware Accelerator that requires no external memory on Altera & Xilinx FPGAs for all Hyper Performance Networking Systems (Thursday Jul. 09, 2015)
  This 7th generation TCP & UDP Accelerator is an optimized version of their 16K Session Core uses internal FPGA memory only, exhibits receive latency of 77 nanoseconds with 97% TCP throughput, providing 8x - 20x advantage over the legacy Software TCP stack. Also has IGMP-v2 and ARP engine
  
  
• Krivi announces availability of 28nm UMC IO Pad library platform (Wednesday Jul. 08, 2015)
  Krivi Semiconductor has announced availability of its Alcor IO pad library platform for UMC’s 28nm technology. This IO platform supports a wide variety of interface standards such as DDR, LVDS, and Memory card super combo IO libraries.
  
  
• Dolphin Integration's innovative power island construction kit optimizes Low-Power Management (Monday Jul. 06, 2015)
  To guarantee the safe construction of power islands for the lowest power consumption, Dolphin Integration proposes an innovative power island construction kit called CLICK, which includes a variety of low-power cells needed to implement a number of power management techniques, such as:
  
  
• eMemory Offers Logic NVM Solutions to Enhance IC Performance for Camera Modules (Monday Jul. 06, 2015)
  eMemory announced today that its Logic NVM solutions, One-Time Programmable (OTP) and Multiple-Time Programmable (MTP) silicon IPs feature low operating power, 125-150°C/10-year high-temperature data retention, and high security protection advantages. They can be applied to both commercial and automotive electronics to replace traditional poly-fuse and external EEPROM to enhance customers’ market competiveness as well as meet camera modules’ application demands.
  
  
• AHA Demonstrates Complete DVB-S2X Modem in SDR Platform (Thursday Jul. 02, 2015)
  Comtech EF Data Corp.’s AHA Products Group announced today, the successful demonstration of a complete DVB-S2X Modem in the Ettus X310 USRP™ Software Defined Radio (SDR) platform. This modem is based on the AHA4709E2IQ IP core that integrates all pieces of the digital communication path from Ethernet to I/Q symbols (ADC/DAC interface).
  
  
• Dolphin Integration reduces silicon area by 40 % on its new audio codecs targeting wireless devices (Monday Jun. 29, 2015)
  Dolphin Integration is proud to roll out sCODa-MT1-LR.01, a stereo audio CODEC supporting both analog and digital microphones. With its architecture, this audio Virtual Component of Silicon IP is the perfect candidate for SoCs targeting wireless audio devices, such as Bluetooth speakers or sound bars, where sound performance and die cost are pivotal.
  
  
• Hardware debugger for the world's fastest 8051 & 80251 (Friday Jun. 26, 2015)
  Digital Core Design has recently informed about its world’s fastest 8051 & 80251 CPUs. To enable engineers even better experience with these unique solution, the company introduced a non-intrusive hardware debugger for DQ8051 and DQ80251.
  
  
• PLDA Announces New, PCIe-based Embedded Switch Design, Enhancing Embedded Platform Design and Efficiency (Tuesday Jun. 23, 2015)
  PLDA today announced an embedded switch design that addresses multiple challenges within embedded platforms. Embedded platforms typically include components from multiple vendors who employ PCIe as the main I/O protocol.
  
  
• Sonics Improves NoC Concurrency Management for SoC Designs with Multi-Channel Memory Sub-systems, Addresses Place & Route Tool Restrictions (Tuesday Jun. 23, 2015)
  Sonics today released SonicsGN® 3.0, the latest version of the company’s flagship NoC. SonicsGN 3.0 expands on the interleaved multi-channel technology (IMT) that has been patented and proven in SonicsSX® and includes new layout optimization features for design flows based on modern physical synthesis and place & route tools.
  
  
• Alma Technologies Announces Availability of a New Ultra High Throughput JPEG Decoder IP Core (Monday Jun. 22, 2015)
  Alma Technologies today announced the immediate availability of a new Ultra High Throughput JPEG decoder IP Core, completing its UHT™ JPEG compression family of IPs. This new UHT JPEG decoder IP, paired with Alma Technologies UHT JPEG encoder, offers massive pixel rates with very low end-to-end latency in video transmission systems using constrained bandwidth channels.
  
  
• Synopsys PCI Express IP Adds System-Level Data Protection Features for High-Performance Cloud Computing SoCs (Monday Jun. 22, 2015)
  Synopsys today announced that it has extended its DesignWare® IP solution for PCI Express® (PCIe®) 4.0 to support RAS features to help designers ensure data integrity and increase data protection in cloud computing SoCs.
  
  
• SESAME BIV standard cell library: Dolphin Integration's ultra low-power solution for always-on blocks (Monday Jun. 22, 2015)
  Decreasing the power consumption of SoCs is an ever-increasing challenge that requires power optimization of each individual subsystem. Dolphin Integration proposes the SESAME BIV standard cell library to answer the need for ultra-low power always-on blocks.
  
  
• Chips&Media releases CFrame30, its groundbreaking hardware design for Lossy Frame Buffer Compression (Wednesday Jun. 17, 2015)
  
  
  
• CEVA Unveils Wi-Fi IP Platforms to Enable a Broad Range of Connected Devices (Thursday Jun. 11, 2015)
  CEVA today unveiled its RivieraWaves Wi-Fi IP platforms addressing the growing need to integrate Wi-Fi 802.11a/b/g/n/ac into a new class of System-on-Chips (SoCs) targeting a broad range of connected devices that comprise the Internet of Things (IoT).
  
  
• Algo-Logic Systems Launches Industry-First 40Gbps TCP Endpoint on Altera Stratix V for Datacenter Acceleration (Thursday Jun. 11, 2015)
  Algo-Logic Systems today announced availability of their new 5th Generation 40G TCP Endpoint. The IP-Core enables FPGA-implemented logic to directly communicate over 40 Gigabit Ethernet networks with remote hardware or software devices and includes easy to use hardware application programming interface that supports multiple real-world accelerated datacenter use cases.
  
  
• 8051 MCUs get In-System Programming Benefits Through CAST and SMH Technologies Partnership (Tuesday Jun. 09, 2015)
  FlashRunner™ In-System Programmer (ISP) line from SMH Technologies supports 8051s from CAST; Live 8051 programming demo running in CAST’s DAC booth