D&R Headline News | Most Popular | SoC News Alerts | |

FPGA / CPLD News

• New Xilinx Virtex-6 FPGA Family Designed to Satisfy Insatiable Demand for Higher Bandwidth and Lower Power Systems (Monday Feb. 02, 2009)
  At up to 50 percent lower power and 20 percent lower cost than previous generations, the new Virtex-6 FPGA Family delivers the right mix of flexibility, hard intellectual property (IP) cores, transceiver capabilities, and development tool support that enables Xilinx customers to meet the demands of markets with evolving standards and stringent performance requirements in the pursuit of higher bandwidth.
  
  
• New Xilinx Spartan-6 FPGA Family Brings Low-Power and High-Speed Connectivity to Cost-Sensitive Electronic Systems (Monday Feb. 02, 2009)
  With samples shipping now, the new Spartan-6 FPGA Family offers an optimal balance of cost, power, performance, and development tool support for creating innovative end products targeting consumer, automotive, surveillance, wireless, and other cost-sensitive markets. Built for connectivity and low power, the industry's newest low-cost FPGA family enables system developers to meet demand for new features, while at the same time reducing system costs by up to half for lower power, 'greener' products.
  
  
• Altera Announces Stratix IV GT and Arria II GX FPGAs: Expands Industry's Broadest Integrated Transceiver Portfolio (Monday Feb. 02, 2009)
  Expanding its leadership position in transceiver technology, Altera today announced two new FPGA families with integrated transceivers. The new Stratix® IV GT and Arria® II GX 40-nm FPGA families join Stratix IV GX FPGAs and HardCopy® IV GX ASICs to expandthe industry’s broadest portfolio of transceiver FPGA and ASIC solutions.
  
  
• Xilinx Mobilizes Global Network to Address DO-254 and ED-80 Standards Requirements for Next-Generation Avionics (Wednesday Jan. 28, 2009)
  Xilinx is mobilizing a global ecosystem of technology and service providers, industry-proven tool flows, and design expertise to aid the development of avionics systems certified to U.S. RTCA/DO-254 and its European equivalent EUROCAE/ED-80 standards
  
  
• Lattice Ships 15 Millionth MachXO Programmable Logic Device (Tuesday Jan. 27, 2009)
  Designed for a broad range of low density applications, the MachXO PLD family has been rapidly adopted by customers worldwide in a variety of end markets including consumer, automotive, communications, computing, industrial and medical.
  
  
• Mentor Graphics and Achronix Semiconductor Extend Synthesis Support for Achronix Field Programmable Gate Arrays (Tuesday Jan. 27, 2009)
  Achronix Semiconductor today announced a multi-year agreement that provides Mentor Graphics Precision® Synthesis software support for Achronix FPGAs. The agreement includes the Speedster™ family of 1.5 GHz devices as well as future devices.
  
  
• Arrow Electronics, Altera and National Semiconductor Launch MotionFire Motor-Control Platform to North American Customers (Monday Jan. 19, 2009)
  Launched in Europe in 2008, the MotionFire development platform is based on Altera's Cyclone® III FPGA, delivering a flexible and power-saving motor-control environment that supports and bridges multiple industrial networking protocols and mitigates obsolescence risk. MotionFire comprises the FireFighter FPGA-based communication baseboard and the FireDriver motor driver power modules. The platform supports state-of-the-art motor-control algorithms and communications IP, and can be used to control various motor types, including stepper, servo, and AC and DC motors, demonstrating the value FPGAs provide in multi-axis motor-control applications.
  
  
• Xilinx and Apical Bring Innovative Power Saving and Enhanced Image Processing Solution to High-Volume HDTV Market (Thursday Jan. 08, 2009)
  Xilinx and Apical unveiled breakthrough visual display technology with the Apical Smart Backlight(TM) Display System that reduces power consumption and enhances the viewing experience on HDTVs. The new imaging solution combines the patented Apical iridix(R) image processing technology with low-cost Xilinx(R) Spartan(R)-3 field programmable gate arrays (FPGA) to deliver over 50 percent total device power savings and improve image clarity for mid-to large LCD panel applications.
  
  
• Altera and DDD Take 2D Digital Images to 3D (Tuesday Dec. 16, 2008)
  DDD has qualified its TriDef Core embedded 3D image processor to run on Altera's Arria® GX FPGA. As a result, DDD is delivering a custom circuit board that integrates with the existing 2D video electronics to deliver enhanced 3D features including automatic 2D-to-3D conversion.
  
  
• Altera Starts Shipping Its 40-nm Stratix IV FPGA Family (Monday Dec. 15, 2008)
  Altera today announced silicon availability of the industry's first 40-nm FPGAs. Targeting customers in a variety of markets, including communications, broadcast, test, medical and military, Stratix® IV FPGAs offer the industry's largest density, highest performance, highest system bandwidth and lowest power among high-end FPGA solutions.
  
  
• Xilinx Virtex-5 FXT Devices Move Into Production as New Virtex-5 TXT FPGA Platform Becomes Available (Monday Dec. 15, 2008)
  Xilinx today announced the Virtex(R)-5 FXT FPGA platform with 6.5 Gbps RocketIO(TM) GTX transceivers and embedded PowerPC(R) 440 processor cores has begun shipping in production, while samples of its new transceiver-optimized Virtex-5 TXT FPGA platform are now available
  
  
• Lattice's ispLEVER 7.2 FPGA Design Tool Suite Continues to Elevate Designers' Productivity (Monday Dec. 15, 2008)
  Lattice today announced Version 7.2 of its ispLEVER® FPGA design tool suite with advanced place and route algorithms that deliver higher performance results in as much as 30% less time.
  
  
• SANYO Electric Adopts Xilinx Extended Spartan-3A Family in Next-Generation Surveillance Cameras (Monday Dec. 15, 2008)
  Leveraging the Spartan-3A DSP device, SANYO Electric implemented an image-processing engine featuring proprietary high-performance algorithms, meeting demanding time-to-market and development cost requirements.
  
  
• Libero IDE 8.5 Software Tools Extend Support for Actel New nano FPGAs (Tuesday Dec. 09, 2008)
  Actel's suite of software design tools extends support for the recently announced nano versions of IGLOO® and ProASIC®3 field programmable gate arrays (FPGAs).
  
  
• New Lattice Small Form-Factor CPLDs are Ideal for High Volume Handheld Devices (Tuesday Dec. 09, 2008)
  ispMACH 4000ZE CPLDs Boast 36% Smaller Footprint and Target High Volume, Ultra Low Power Handheld Designs
  
  
• Seiko Epson Selects Actel ProASIC3 FPGAs for New Photo Viewers (Monday Dec. 08, 2008)
  Chosen for its low-power, reduced space, and high-performance advantages, the 125,000-system gate A3P125 ProASIC3 device is being deployed for high-speed access interface circuit to a CompactFlash card.
  
  
• SiliconBlue and Magma Strengthen Technology Partnership (Monday Nov. 24, 2008)
  The agreement facilitates close collaboration and co-development between the two companies to provide a comprehensive FPGA design environment for SiliconBlue's iCE65(tm) FPGA product line, which was introduced in June.
  
  
• Xilinx Offers First 5Gbps FPGA-Based Solution Compliant With PCI Express Version 2.0 (Thursday Nov. 20, 2008)
  Xilinx, today announced its Virtex(R)-5 FXT FPGA platform is fully compliant with version 2.0 of the PCI Express(R) standard, making it the first FPGA offering available to support the 5Gbps version of the widely-adopted serial interconnect standard
  
  
• Lattice Enhances Industry's Leading Hardened SPI4.2 Solution Portfolio (Wednesday Nov. 19, 2008)
  Lattice today announced that its industry-leading LatticeSCM™ FPGA family-based SPI4.2 MACO cores have been enhanced by adding sophisticated link layer buffer management options.
  
  
• Xilinx Releases Industry's First Complete Digital Front-End Design to Accelerate Development of 3GPP LTE Radios for Wireless Base Stations (Wednesday Nov. 19, 2008)
  The LTE DFE platform consists of highly optimized blocks for Digital Up Conversion (DUC), Digital Down Conversion (DDC) and Crest Factor Reduction (CFR) that together form a complete LTE radio subsystem.
  
  
• Tektronix Leverages Altera HardCopy II Devices to Reduce Time-to-Market of New Oscilloscope Series by 20 Percent (Tuesday Nov. 18, 2008)
  Altera announced today, its HardCopy® II ASICs enabled Tektronix Inc. to reduce the development time of its latest oscilloscopes by 20 percent.
  
  
• Actel Leverages UMC Foundry Solutions for 65nm eFlash FPGAs (Tuesday Nov. 18, 2008)
  The chips will be manufactured on UMC’s 65nm low leakage process, and will take advantage of the foundry’s 65nm embedded flash (eFlash) technology. Successful first-silicon demonstration of Actel’s 65nm eFlash-based FPGA has already been achieved at UMC’s 300mm Fabs.
  
  
• Xilinx Enhances Popular XtremeDSP Solutions Video Starter Kit to Accelerate Video Development (Monday Nov. 17, 2008)
  The new version of the XtremeDSP Solutions Video Starter Kit features new reference designs and IP that provide expanded support for emerging video standards in standard- and high-definition video processing.
  
  
• Xilinx and Eutecus Demonstrate Programmable Embedded Video Analytics Platform at Electronica 2008 (Tuesday Nov. 11, 2008)
  Companies unveil industry's first full video analytics suite on a single FPGA to provide lower cost, higher processing power for a new class of surveillance products
  
  
• Altera's Stratix III Devices Featured in Industry's Largest Capacity ASIC Prototyping Board (Monday Nov. 10, 2008)
  The Dini Group's FPGA-Based Prototyping Board Offers More Than 50 Million ASIC Gates.
  
  
• Xilinx considers letting startups cobrand packaged FPGAs (Wednesday Nov. 05, 2008)
  Recognizing that many fabless chip startups are looking to avoid the cost of developing their own system-on-chip, but wish to create value in design, Xilinx is considering allowing such companies use its field programmable gate arrays as their means of delivery and to cobrand the chips.
  
  
• Altera Continues Its Productivity Leadership Position With Quartus II Software Version 8.1 (Monday Nov. 03, 2008)
  This latest release of Quartus II software continues the company’s history of delivering high-density FPGA compile times three times faster than other FPGA-vendor supplied development software, based on internal benchmarks.
  
  
• Altera's Stratix III FPGAs Enable Accverinos to Accelerate High-Performance ASIC Prototypes (Thursday Oct. 30, 2008)
  Altera today announced Accverinos is using Stratix®III FPGAs in its latest family of ASIC prototyping boards. The All-in-One Baseboard B-11, Stratix III edition, which features an Altera® EP3SL340 FPGA, offers design engineers a verification platform rich with logic, memory and digital signal processing (DSP).
  
  
• Xilinx Announces Development Platform for Building Dual Processor Embedded Systems Using Virtex-5 FXT FPGAs (Wednesday Oct. 29, 2008)
  Virtex-5 FXT FPGA ML510 Embedded Development Platform Reduces Development Time For High-Performance PowerPC440 Driven Systems
  
  
• Actel Breaks New Ground with nanoPower and nanoSize FPGAs (Monday Oct. 27, 2008)
  Extending its position as the leading provider of low-power programmable logic, Actel today introduced nano versions of its IGLOO® and ProASIC®3 FPGAs, targeted at the high-volume, portable consumer market.