IP / SOC Products News
-
Mixel and Northwest Logic Partner to Deliver a Complete MIPI IP Solution (Wednesday Jan. 21, 2009)
Mixel and Northwest Logic today announced the availability of a complete solution for the Mobile Industry Processor Interface (MIPI) Camera Serial Interface-2 (CSI-2). This solution consists of the Mixel MIPI D-PHY (Physical Layer) and the Northwest Logic MIPI CSI-2 Controller Core delivered as silicon Intellectual Property (IP). The companies, working together, provide customers with a complete, low-risk, low-power, low gate-count, full-featured, differentiated MIPI solution.
-
Coreworks Announces Certified BDTI DSP Kernel Benchmarks Results for its SideWorks Architecture (Wednesday Jan. 21, 2009)
Coreworks today announced certified BDTI DSP Kernel Benchmarks™ results for its Mid-Grain Array Reconfigurable Architecture based upon the SideWorks technology. These results have been obtained for a DSP block, dubbed CWcomp4465, built with a SideWorks data engine tightly coupled with FireWorks™, a simple 32-bit RISC processor, also property of Coreworks.
-
CAST Releases Fastest 8051 IP Core (Wednesday Jan. 21, 2009)
CAST, Inc. today released a new member of its 8051-compatible processor family, the R8051XC2 IP core. Running 12.1 times faster than the original 8051 chip, the new core is the fastest CAST has offered, and the company believes it to be the fastest 8-bit 8051 IP available anywhere.
-
Synopsys Enhances DesignWare Ethernet IP With Support for IEEE 1588 Specification and ARM AMBA 3 AXI Interface (Tuesday Jan. 20, 2009)
Synopsys today announced it has enhanced the DesignWare® Ethernet MAC 10/100/1G IP to include support for the latest IEEE 1588 specification as well as an interface to the ARM® AMBA® 3 AXI™ protocol.
-
Lattice Delivers Flexible, Programmable 40 Gbps Serdes Framer Interface, Level 5 (SFI5) IP Core Solution (Tuesday Jan. 20, 2009)
Lattice today announced the availability of the 40 Gbps SERDES Framer Interface, Level 5 (SFI5) Intellectual Property (IP) Core in the LatticeSC/M FPGA families. The solution utilizes seventeen SERializer/DESerializer (SERDES) channels in the LatticeSC/M devices, including the Lattice SFI5 soft IP core, and enables flexible and high performance next generation 40 Gbps systems.
-
Noesis Technologies releases AWGN channel emulator IP (Friday Jan. 16, 2009)
Noesis Technologies announced the immediate availability of its standard AWGN Noise Generator IP core (ntAWGN). The core is fully programmable, able to support throughput rates up to 8Gbps, rendering it an ideal solution for channel emulation of high data rate applications.
-
CEVA Introduces Industry's Most Compact and Power-Efficient Single-Core DSP Solution for HD Audio Applications (Thursday Jan. 15, 2009)
Based on the high-performance 32-bit CEVA-TeakLite-III™ DSP core running at speeds of up to 550MHz, the highly-optimized CEVA-HD-Audio platform is the most compact and power-efficient solution available for HD audio integration into home entertainment and consumer ICs. The CEVA-TeakLite-III DSP core has been adopted by several consumer IC vendors for HD audio applications to date, and is currently being designed into a next generation Blu-ray DVD chip by one of the world's leading DVD IC vendors.
-
IPextreme Teams with Mentor Graphics on 8051 Cores (Tuesday Jan. 13, 2009)
IPextreme has teamed with Mentor Graphics to offer up its line of 8051 cores for commercial licensing. Originally part of Mentor Graphics’ Inventra™ IP business, the M8051 is a silicon-proven, synthesizable processor core that is binary compatible to 8051 devices and is available in both VHDL and Verilog formats.
-
EyeLytics announces immediate availability of Main Profile HD H.264 Encoder IP core for surveillance market (Monday Jan. 12, 2009)
EyeLytics today announces the immediate availability of a Main Profile HD H.264 Encoder IP core for the surveillance market. The IP core has been developed for both ASIC and FPGA deployment and has been proven on the Altera Cyclone III Development board. The core logic is optimized for surveillance applications and contains many desirable surveillance features including multi-channel support, constant quality rate control, all intra / inter modes, QPEL, CABAC and low gate count.
-
Symwave and PLDA Demonstrate Worlds First Multi-Vendor USB 3.0 Interoperability (Friday Jan. 09, 2009)
Symwave and PLDA today announced collaboration on a USB 3.0 interoperability demonstration at CES. The demonstration will showcase real-world data transfers between a PLDA SuperSpeed USB 3.0 host and a Symwave device at 5 Gigabits per second.
-
Imagination Technologies extends graphics IP core family with POWERVR SGX543 (Thursday Jan. 08, 2009)
Imagination Technologies announces POWERVR SGX543, the first graphics processor IP core based on Imagination’s extended POWERVR Series5XT architecture, which enables higher performance POWERVR SGX cores and multi-processor support.
-
Pico Semiconductor Announces the Availability of GPON IP (Thursday Jan. 08, 2009)
The IP is a GPON ONT SERDES capable of receiving serial data at the rate of 2.488Gbps and transmitting data at the rate of 1.244Gbps with an unmatched jitter performance. The IP core is capable of operating from 0.9V to 1.35V supply voltages and requires no external components.
-
Imagination Technologies introduces POWERVR FRC270 Frame Rate Conversion IP Core (Thursday Jan. 08, 2009)
Imagination Technologies announces the availability to lead customers of its new POWERVR FRC270 – the only licensable high-quality and low silicon-area IP core for motion compensated, 240Hz frame rate conversion – which sets a new standard in quality and performance per square millimetre.
-
Xilinx Delivers High Quality of Service Connectivity Solution for Streaming Media Across Ethernet AVB Networks (Thursday Jan. 08, 2009)
Developed in collaboration with Harman International Industries, the Xilinx(R) Ethernet AVB LogiCORE(TM) intellectual property (IP) core uses cutting-edge programmable technology to easily adapt to changes in the emerging IEEE 802.1 Ethernet AVB standard and support custom features. The first release of the Ethernet AVB LogiCORE IP is immediately available for Xilinx Virtex(R)-5 and Spartan(R)-3A field programmable gate array (FPGA) platforms.
-
Xilinx and Xylon Deliver Flexible, Low-Cost Programmable logiTAP Platform for Embedded GUI System Development (Thursday Jan. 08, 2009)
The logiTAP platform is a full-featured system on programmable chip (SoPC) solution with a touch screen display that enables rapid, cost-effective development, prototyping, and deployment of graphical human-machine interfaces (HMIs) targeting high-volume electronics applications.
-
Imagination Technologies launches ENSIGMA UCC Series3 architecture and UCCP310 IP platform (Thursday Jan. 08, 2009)
Imagination Technologies announces ENSIGMA UCC Series3, the third generation of the architecture at the heart of the market leading ENSIGMA UCCP multi-standard programmable communications IP platform family, which delivers leading performance and power in a small silicon area.
-
Synopsys DesignWare Controller and PHY IP for PCI Express Successfully Pass PCI-SIG 2.0 Compliance Testing (Wednesday Jan. 07, 2009)
Synopsys today announced that its DesignWare® digital controller and PHY IP for the PCI Express® 2.0 technology is the first complete, single-vendor PCI Express 2.0 IP solution to successfully pass the PCI Express 2.0 compliance testing at the PCI-Special Interest Group (PCI-SIG®) workshop held in Taiwan in October 2008.
-
Coreworks' announces Stereo and Multi-Channel Configurable Serial Audio Transceivers targeted for next generation broadcasting and digital TV products (Wednesday Jan. 07, 2009)
Corework’s family of Configurable Multi-Channel Serial Audio Interfaces supports audio devices from a multitude of IC manufacturers and frees designers from vendor dependence while accelerating time-to-market
-
ARC Launches "Sound-to-Silicon" Audio IP Solutions For Portable, DTV, Home Theater, and PC/Laptop Consumer Products (Wednesday Jan. 07, 2009)
ARC International (LSE: ARK) today introduced new vertically integrated audio intellectual property (IP) solutions for three major consumer electronics product categories: digital TVs and home theaters, portable media devices, and PC and laptop computers. These “sound-to-silicon” solutions comprise ARC’s industry leading audio enrichment software, low power hardware platform, optimized codecs and related software, and development and mastering tools and services.
-
IP Cores from IPextreme Support Mentor Graphics' Precision Synthesis FPGA Tool (Friday Dec. 19, 2008)
IPextreme has validated its Multi-CAN Controller, its CJTAG-IEEE1149.7 IP cores and its 32-bit Power Architecture e200, V1 ColdFire, V2 ColdFire, 16-bit CR16CP and 8-bit HCS08 processor cores for use with Mentor Graphics Precision® Synthesis flow.
-
Faraday Offers the Miniaturized Cell Library miniLib in both 90nm and 65nm (Thursday Dec. 18, 2008)
Faraday today announced the availability of the commercial 90nm and 65nm miniaturized cell libraries, miniLib™, in both standard process (SP) and low leakage (LL). The advantage of miniLib™ is its core area reduction, up to 15% in various cases, and still keeping all the merits of their corresponding generic cell libraries. These two miniLib™ has been silicon proven via many function verification through real chips.
-
Renesas Technology Receives Certification for New IP that Supports the PCI Express 2.0 High-speed Serial Interface Standard (Wednesday Dec. 17, 2008)
Renesas Technology America today announced the development of a new logical- and physical-layer intellectual property (IP) conforming to PCI Express Base Specification Revision 2.0 (PCI Express 2.0 or PCIe 2.0), the latest version of the widely used serial interface standard. This IP allows data transfers at up to 5.0 gigabits per second (5Gbps) and supports the 65-nm semiconductor process node.
-
Synopsys USB 2.0 PHY IP for Advanced 40-Nanometer Process First to Pass USB-IF Certification (Wednesday Dec. 17, 2008)
Synopsys' technology-leading USB 2.0 nanoPHY mixed-signal IP, now available in a native 1.8V architecture, meets the full USB 2.0 specification including 5V short tolerance for 24 hours and 3.3V operation. This architecture helps designers embed the DesignWare USB 2.0 PHY IP into system-on-chips (SoCs) utilizing the most advanced process geometries without compromising performance or long-term reliability.
-
Elliptic Introduces Ellipsys Security Architecture Premier Security Software Solution for Embedded Systems (Wednesday Dec. 17, 2008)
ESA combines these solutions into an overall framework that provides an efficient and portable software solution for embedded security designs. It offers the flexibility to add hardware offload engines either from Elliptic or through cryptographic cores available in popular processors from Intel, Freescale, AMCC and Raza Microelectronics among others.
-
Arasan Chip Systems First to Provide End-to-End Solution with MIPI D-PHY IP (Tuesday Dec. 16, 2008)
The Arasan D-PHY is a complete serial communications cell optimized for implementing the physical layer of the MIPI DSI, CSI and UniPro protocol. The Arasan D-PHY IP substantially exceeds the MIPI electrical and performance specification, achieving over 1 Gbps transfer speeds per lane, thus delivering a robust design without sacrificing performance.
-
Alma Technologies Launches a High Performance SPDIF-T SPDIF Transmitter Core (Tuesday Dec. 16, 2008)
The SPDIF-T core implements the SPDIF digital audio transmitter interface in a compact, high-performance, stand-alone package ideal for digital audio applications. The SPDIF-T core conforms to the ISO/IEC 60958, ISO/IEC 61937, AES/EBU, AES3 and SMPTE 337M standards.
-
Virage Logic Expands Silicon Proven 40-Nanometer Embedded Memory and Logic Library IP Portfolio to Low Power Processes (Tuesday Dec. 16, 2008)
The expanded SiWare(TM) product portfolio provides semiconductor companies with 40nm physical IP that is designed to enable Systems-on-Chip (SoCs) to run faster, manage power more efficiently, use less area, and achieve higher manufacturing yields.
-
Actel Announces Barco's DO-254 Certifiable ARINC 429 IP Core Targeted to ProASIC3 FPGAs (Monday Dec. 15, 2008)
Actel's ProASIC3 A3P1000 devices, featuring Barco's BA511 ARINC 429 IP core, were selected for a total of four DO-254 certified implementations in commercial aviation programs, including two at the highest Design Assurance Level (DAL-A), and two at the second highest level (DAL-B).
-
Denali Software Features Comprehensive Toggle-Mode DDR NAND Solutions (Thursday Dec. 11, 2008)
Denali Software is first to announce its comprehensive support of Toggle-mode DDR NAND memory with complete, end-to-end intellectual property (IP) products that enables quick development of system-on-chip (SoC) designs.
-
Evatronix introduces a SuperSpeed USB Device Controller and Verification IP Solution (Thursday Dec. 11, 2008)
Evatronix’ USB 3.0 Device Controller is designed to the USB 3.0 specification, which provides for a data throughput of up to 5Gbps. This is over 10 times greater than Hi-Speed USB architecture, reflecting the change that has taken place in the portable device market. With storage values exceeding 1 terabyte, USB is evolving to meet consumers’ needs.