D&R Headline News | Most Popular | SoC News Alerts | |

IP / SOC Products News

• Xiphera Develops Quantum-Resilient Hardware Security Solutions for Space (Tuesday Sep. 10, 2024)
  Xiphera announces a project for developing quantum-resilient Authenticated Boot and Hardware Root of Trust solutions for space-grade semiconductor architectures.
  
  
• Synopsys Powers World's Fastest UCIe-Based Multi-Die Designs with New IP Operating at 40 Gbps (Tuesday Sep. 10, 2024)
  Synopsys today announced the industry’s first complete UCIe IP solution operating at up to 40 Gbps per pin to address the increased compute performance requirements of the world’s fastest AI data centers.
  
  
• Rambus Announces Industry-First HBM4 Controller IP to Accelerate Next-Generation AI Workloads (Tuesday Sep. 10, 2024)
  Rambus today announced the industry’s first HBM4 Memory Controller IP, extending its market leadership in HBM IP with broad ecosystem support.
  
  
• CAST Ships I2C/SPI Controller IP Core for Easier Serial Communication (Thursday Sep. 05, 2024)
  The new I2CSPI-CTRL I2C and SPI Controller/Target Controller implements the features of the de facto I2C standard and also conforms to the Philips SPI standard, all in a compact and versatile hardware controller ready for FPGAs or ASICs.
  
  
• Arasan Announces immediate availability of its I3C Host / Device Dual Role Controller IP (Thursday Aug. 29, 2024)
  Arasan Chip Systems, a leading provider of semiconductor IP for mobile and automobile SoCs, today announced the immediate availability of its I3C Dual/Secondary Controller IP which now includes the I3C PHY IP.
  
  
• Resiltech and Andes Technology Announce Collaboration to Deliver Advanced STL Solutions for Andes Automotive-Grade RISC-V Processor IP (Thursday Aug. 29, 2024)
  Resiltech and Andes Technology are pleased to announce a strategic collaboration to deliver advanced Software Test Library (STL) solutions for Andes’ automotive-grade RISC-V processor IP.
  
  
• Xiphera Announces Quantum-Resistant Secure Boot (Wednesday Aug. 28, 2024)
  The new Secure Boot for the nQrux® Hardware Trust Engines family uses a hybrid signature scheme, offering a fundamental building block for creating trust in computing systems.
  
  
• Kudelski IoT Security IP Audit Provides High Level of Confidence for Semiconductor Manufacturers Seeking Common Criteria Certification (Tuesday Aug. 27, 2024)
  Kudelski IoT announced today that its KSE5 Security IP has been rigorously tested by Applus+ Laboratories, a worldwide leader in the testing, inspection and certification sector, and confirmed to deliver a high-assurance level of robustness for Common Criteria certification.
  
  
• Crypto Quantique Unveils Open-Source Randomness Test Suite for Physical Unclonable Functions (Tuesday Aug. 27, 2024)
  Crypto Quantique, a provider of quantum-driven security for the Internet of Things (IoT), has announced the development of a randomness test suite tailored specifically for Physical Unclonable Functions (PUFs).
  
  
• SignatureIP Networks-on-Chips (NoCs) to Accelerate RISC-V Designs (Monday Aug. 19, 2024)
  SignatureIP, the pioneer of next generation interconnect and interface solutions, announces that its Networks-on-Chips (NoCs) provide the necessary infrastructure to efficiently connect and manage RISC-V CPUs in complex chip designs.
  
  
• Xiphera's xQlave® Product Family Enables Full Compliance with Finalised NIST PQC Standards (Wednesday Aug. 14, 2024)
  The standardisation process by the United States NIST started in 2016, and the first set of finalised standards, which define quantum-secure key exchange and digital signature methods, was published on August 13, 2024. Xiphera offers implementations of the primary algorithms in pure digital logic without hidden software components, for hardware solutions targeting critical infrastructures.
  
  
• SiFive Announces New High-performance RISC-V Datacenter Processor for Demanding AI Workloads (Wednesday Aug. 14, 2024)
  SiFive Performance P870-D brings high compute density and scalability to datacenters, vehicles, and embedded systems
  
  
• Akeana™ exits stealth mode with comprehensive RISC-V processor portfolio, challenging the semiconductor industry status quo (Tuesday Aug. 13, 2024)
  Backed by Kleiner Perkins, Mayfield, and Fidelity Ventures, Akeana's customizable RISC-V-based IP suite sets new industry standards in performance and range, competing against Arm, SiFive, Andes, and other RISC-V companies
  
  
• OPENEDGES Unveils UCIe Chiplet Controller IP, Expanding Design Portfolio (Tuesday Aug. 13, 2024)
  OPENEDGES Technology, Inc. (OPENEDGES), the leading provider of memory subsystem intellectual property (IP), today announced the launch of the Universal Chiplet Interconnect Express (UCIe) Controller IP, named OUC.
  
  
• ZeroPoint Technologies introduces zstd Decompression Hardware IP (Wednesday Aug. 07, 2024)
  With this announcement, Zeropoint technologies now offers the only hardware-accelerated solution available for the zstd algorithm.
  
  
• ZeroPoint Technologies introduces LZ4 Compression and Decompression Hardware IP (Monday Aug. 05, 2024)
  ZeroPoint Technologies is excited to announce the availability of LZ4 compression and decompression as a hardware IP.
  
  
• Sondrel's SFA 100 is ideal for AI at the Edge (Wednesday Jul. 31, 2024)
  Sondrel (AIM: SND), a leading provider of ultra-complex custom chips for leading global technology brands, has optimised its SFA 100 to make it ideal for battery-powered, AI at the Edge applications.
  
  
• Weebit Nano and DB HiTek tape-out ReRAM module in DB HiTek's 130nm BCD process (Wednesday Jul. 31, 2024)
  Weebit Nano and tier-1 semiconductor foundry DB HiTek have taped-out (released to manufacturing) a demonstration chip integrating Weebit’s embedded Resistive Random-Access Memory (ReRAM) module in DB HiTek’s 130nm Bipolar-CMOS-DMOS (BCD) process.
  
  
• Alphawave Semi Launches Industry's First 3nm UCIe IP with TSMC CoWoS Packaging (Tuesday Jul. 30, 2024)
  Alphawave Semi has launched the industry's first 3nm successful silicon bring-up of Universal Chiplet Interconnect Express (UCIe™) Die-to-Die (D2D) IP with TSMC’s Chip-on-Wafer-on-Substrate (CoWoS®) advanced packaging technology.
  
  
• Agile Analog delivers customizable IP on GlobalFoundries' FinFet and FDX processes (Thursday Jul. 25, 2024)
  As an ecosystem partner, Agile Analog can now offer its novel portfolio of highly configurable, multi-node analog IP solutions to more GlobalFoundries customers across the globe.
  
  
• Faraday Adds Video Interface IP to Support All Advanced Planar Nodes on UMC Platform (Tuesday Jul. 23, 2024)
  Faraday Technology today announced that its MIPI D-PHY and V-by-One (VBO) PHY IP portfolios now support processes that range from 55nm to 22nm on UMC platform.
  
  
• Synopsys Advances Automotive Security with Industry's First IP Product to Achieve Third-Party Certification for ISO/SAE 21434 Cybersecurity Compliance (Wednesday Jul. 17, 2024)
  Synopsys ARC HS Functional Safety Processor IP Accelerates Qualification of Chips for Connected Vehicles
  
  
• Quadric's 3rd Generation Chimera GPNPU Product Family Expands to 864 TOPs, Adds Automotive-Grade Safety Enhanced Versions (Wednesday Jul. 17, 2024)
  The third-generation implementation of the Chimera architecture, the QC family includes both single core and multicore cluster offerings as well as safety-enhanced versions of both.
  
  
• Allegro DVT Launches The Industry's First Real-Time VVC/H.266 Encoder IP (Tuesday Jul. 16, 2024)
  Allegro DVT, the leading provider of video encoding and decoding semiconductor IP solutions, today announced the availability of its E320 video encoder IP which supports the latest VVC/H.266 codec.
  
  
• Expedera Achieves ISO 26262 ASIL-B Automotive Safety Certification (Tuesday Jul. 16, 2024)
  Expedera Inc., a leading provider of scalable Neural Processing Unit (NPU) semiconductor intellectual property (IP), today announced that it has received Automotive Safety Integrity Level B (ASIL-B) certification according to the ISO 26262 international standard for its Origin™ IP.
  
  
• Qualitas Semiconductor Announces First Domestic Development of PCIe 6.0 PHY IP (Tuesday Jul. 16, 2024)
  QUALITAS SEMICONDUCTOR CO., LTD., a leading provider of high-speed interface IP, has announced the successful development of its PCIe 6.0 PHY IP, a notable achievement in advancing peripheral component interconnect technology.
  
  
• OPENEDGES Successfully Validated Its 7nm HBM3 Testchip (Monday Jul. 15, 2024)
  OPENEDGES Technology, Inc (OPENEDGES), the leading provider of memory subsystem IP, is pleased to announce that its subsidiary, The Six Semiconductor Inc (TSS), has successfully brought-up and validated its HBM3 testchip in 7nm process technology.
  
  
• SiFive Becomes First IP Supplier to Achieve Automotive ISO/SAE 21434:2021 Product Certification (Friday Jul. 12, 2024)
  In the era of software-defined vehicles (SDVs), cybersecurity isn't just a buzzword; it's a critical necessity. SDVs are increasingly vulnerable to cyberattacks thanks to their interconnected systems, huge size of software and vast amounts of data being generated and processed.
  
  
• SiliconIntervention announces an innovative Fractal-D Audio Amplifier Family (Tuesday Jul. 09, 2024)
  Developed using the company’s New Analog platform, members of the family take advantage of a fractal architecture that forms the basis for industry leading improvements in operating efficiencies and resulting power savings.
  
  
• eMemory's Security-Enhanced OTP Qualifies on TSMC N5A Process Specializing in High-Performance Automotive Chips (Wednesday Jul. 03, 2024)
  eMemory’s security-enhanced version of NeoFuse OTP has qualified for the TSMC N5A platform - an enhanced process for automotive applications.