IP / SOC Products News
-
New Floating Point Extensions for ARC Cores Enable Full Performance Math Functionality Without a Coprocessor (Monday May. 16, 2005)
ARC FPX Extensions Set New Standard For Die Size Efficiency and Low Power
-
Mentor Graphics Announces Certification of its High-Speed USB On-The-Go Controller IP (Friday May. 13, 2005)
This was the first event at which the USB-IF has recognized standard compliance for high-speed USB 2.0 OTG, which provides high bandwidth communications in consumer products, such as digital cameras, game consoles, set-top boxes, digital printers and scan
-
Synopsys' Hi-Speed USB OTG IP is First and Only Complete IP Solution To Earn Hi-Speed USB OTG Certification (Friday May. 13, 2005)
Certified digital and PHY IP gives designers the flexibility to choose from 130nm or 90nm processes
-
Sarnoff ESDdoctor(TM) Offers ESD Solutions For New ICs, Trouble-Shoots Problems In Existing Chips (Thursday May. 12, 2005)
Silicon IP Cores Drop Into I/O Sections, Work With Standard Processes
-
Sarnoff Introduces Silicon Proven ESD Design Tool Kit For ICs, Matched To Specific Foundry Processes (Thursday May. 12, 2005)
Allows Users To Design First-Time-Right I/O Sections With High Performance And Optimized, Robust ESD Protection
-
Kaben Develops Synthesizer IP for Software Defined Radios in IBM5HP (Wednesday May. 11, 2005)
Kaben Research Inc., a leading developer of mixed-signal, Intellectual Property (IP) blocks for Wireless, System-on-a-Chip (SoC) manufacturers, announced today that has developed KR-SDS-32-IBM5HP-01 Synthesizer IP block for software defined radio applicat
-
X-FAB Extends MEMS Platform - Pressure Sensor IP Cores and SOI-MEMS Now Available (Tuesday May. 10, 2005)
With this novel concept X-FAB supports foundry customers who are designing single chip solutions where the piezoresistive pressure sensor is integrated with mixed-signal electronics
-
Synopsys Delivers Industry's First Single-Vendor PCI Express IP Solution to Pass PCI-SIG Compliance (Tuesday May. 10, 2005)
Leading Digital Core Combined with High-performance PHY Lowers Risk for SoC Designers
-
OCP-IP Announces Availability of Mentor Graphics CheckerWare Library of Verification IP (Tuesday May. 10, 2005)
The CheckerWare solution is comprised of a library exceeding 100 assertion checkers and protocol monitors, making possible the quick adoption of cutting edge assertion-based and formal verification methodologies without the cost and risk often associated
-
ARC International and Tao Group Provide the Lowest Power Java Solution for Embedded Devices (Monday May. 09, 2005)
ARC and Tao Set Industry Record on Performance/Power for CaffeineMarks
-
Matsushita launches 'integrated platform' chip strategy (Tuesday May. 03, 2005)
Matsushita Electric Industrial Co. will roll out in the second half of 2005 a scalable silicon architecture.
-
Sarnoff H.264 Decoder Delivers High-Quality Video On Portable Devices, Cell Phones (Tuesday May. 03, 2005)
Silicon IP Makes High-Def Video Portable
-
PLDA Announces Immediate Availability of the PCI Express EZ IP Module (Monday May. 02, 2005)
The EZ IP Module is targeted to PCI designers making the shift to PCI Express and to experienced PCI Express designers looking for a robust yet simple PCI Express interface
-
LSI Logic Delivers Low Power SATA Core for ASIC and RapidChip(R) Platform ASIC Designs (Monday May. 02, 2005)
LSI Logic SATA-IO compliant host- and device-side core IP now available for easy integration into leading manufacturers' system-on-chip (SoC) designs
-
LEON3 has passed SPARC V8 compliance testing (Sunday May. 01, 2005)
LEON3 has passed SPARC Architecture Version 8 compliance testing on May 1, 2005 and has been declared SPARC V8 Compliant
-
Tallika announces immediate availability of DDR I/II Controller Cores (Friday Apr. 29, 2005)
Tallika Corporation, an Intellectual Property and Design Services Company, today disclosed that it has been shipping DDR I/II Controller Core to beta customers
-
Kaben Enters Baseband Video DAC IP Market (Thursday Apr. 28, 2005)
The DAC is based on Delta-Sigma technology and is ideal for applications requiring high linearity and precise reconstruction of analog signals. The target technologies are TSMC's 0.13 and 0.18 micron processes; however the IP is mostly digital and therefo
-
SMIC and Dolphin Integration Partner to Offer Microprocessor Core for 0.35-micron EEPROM Process (Tuesday Apr. 26, 2005)
Semiconductor Manufacturing International Corporation (SMIC; NYSE: SMI and HKSE: 981) and Dolphin Integration SA have entered a partnership to offer the state-of-the-art Flip8051 Virtual Components (ViC) microprocessor cores optimized for customers using
-
RF Engines' 1GHz Spectrometer Core drives unprecedented performance enhancements in radio astronomy (Tuesday Apr. 26, 2005)
RF Engines Ltd, Newport, Isle of Wight, UK, the world-leading supplier of signal processing technology for FPGA, has announced a new Spectrometer IP core for FPGA that enables the rapid development of very wideband spectral analysis systems
-
Cadence PCI Express Solution Passes PCI-SIG Compliance Testing (Monday Apr. 25, 2005)
Cadence PCI Express Solution Passes PCI-SIG Compliance Testing
-
Fujitsu Announces New Highly Integrated WiMAX SoC, Assumes Industry Leadership in IEEE 802.16 Technology (Thursday Apr. 21, 2005)
Fujitsu Announces New Highly Integrated WiMAX SoC, Assumes Industry Leadership in IEEE 802.16 Technology
-
ARM prepares Tiger libraries to enhance next processor (Thursday Apr. 21, 2005)
-
China's BLX unveils 64-bit processor (Wednesday Apr. 20, 2005)
-
sci-worx to Use Tensilica Xtensa LX Processors As Building Blocks for Next Generation Video Cores (Wednesday Apr. 20, 2005)
sci-worx to Use Tensilica Xtensa LX Processors As Building Blocks for Next Generation Video Cores
-
Synfora introduces Aspen architecture (Tuesday Apr. 19, 2005)
-
Accent and Kilopass announce the successful implementation of XPM secure memory technology in SoC for an "Intelligent Building" application (Tuesday Apr. 19, 2005)
Accent and Kilopass announce the successful implementation of XPM secure memory technology in SoC for an "Intelligent Building" application
-
Mentor Graphics Joins CE-ATA Group and Begins Storage IP Development Based on New 1.0 Specification (Tuesday Apr. 19, 2005)
Mentor Graphics Joins CE-ATA Group and Begins Storage IP Development Based on New 1.0 Specification
-
STMicroelectronics Manufactures 90nm Silicon of World's First Multi-Standard Disk-Drive Physical-Layer IP (Monday Apr. 18, 2005)
STMicroelectronics Manufactures 90nm Silicon of World's First Multi-Standard Disk-Drive Physical-Layer IP
-
LogicVision Announces Breakthough High-Speed I/O Test Technology (Thursday Apr. 14, 2005)
LogicVision Announces Breakthough High-Speed I/O Test Technology
-
AccelChip Announces AccelCore IP Core Product Line (Wednesday Apr. 13, 2005)
AccelChip Announces AccelCore IP Core Product Line