MST Topology Management Stack
NVM OTP NeoBit in SKHYNIX (180nm, 130nm)
Front-end voice processing software package providing enhanced speech intelligibility for voice-enabled devices
Secure-IC's Securyzr™ Tunable DES - Triple DES (ECB, CBC, CTR) accelerator - optional SCA protection
Andes Technology and proteanTecs Partner to Bring Performance and Reliability Monitoring to RISC-V Cores
Arteris Releases the Latest Generation of Magillem Registers to Automate Semiconductor Hardware/Software Integration
Imagination takes efficiency up a level with latest D-Series GPU IP
Why RISC-V is a viable option for safety-critical applications
Dimensioning in 3D space: Object Volumetric Measurement by Leveraging Depth Camera-based Reconstruction on NVIDIA Edge devices
Post-Quantum Cryptography - Securing Semiconductors in a Post-Quantum World
What should you consider when building an SoC?
Hardware Security Module (GRHSM) IP Core: Enhancing Security in Critical Systems
A Complete Overview of RISC-V Open ISA for Your Quick Reference
© 2024 Design And Reuse
All Rights Reserved.
No portion of this site may be copied, retransmitted, reposted, duplicated or otherwise used without the express written permission of Design And Reuse.
Suppliers, list your IPs for free.