MIPI CSI DSI C-PHY IP for TSMC (5nm, 6/7nm, 12/16nm, 22nm, 28nm, 40nm)
MIPI D-PHY Tx-Only 4 Lanes in SMIC (28nm)
HBM3 PHY V2 (Hard 1) in TSMC (N3E)
H.264 Baseline Encoder with compressed reference frame store
Ceva Powers Oritek's Next-Gen ADAS chipsets for Smarter, Safer Electric Vehicles
VeriSilicon's Display Processing IP DC8200-FS has achieved ISO 26262 ASIL B certification
QuickLogic Announces Strategic Process for SensiML
Optimizing Power Efficiency in SOC with PVT Sensor-Assisted DVFS Technology
Bandgap Reference (BGR) Circuit Design and Transient Analysis in 90nm VLSI Technology
Quantum Readiness Considerations for Suppliers and Manufacturers
Automotive Safety Now Requires Data Security
Weebit Nano Turns 10: Only the Persistent Survive
The Fall-Out From Arm vs Qualcomm
© 2024 Design And Reuse
All Rights Reserved.
No portion of this site may be copied, retransmitted, reposted, duplicated or otherwise used without the express written permission of Design And Reuse.
Suppliers, list your IPs for free.