USB4 Controller & Router IP
VESA DisplayPort 1.4 Forward Error Correction (FEC) Receiver
High Performance DDR5/4/3 Memory Controller
I3C Host Controller
Tenstorrent Expands Deployment of Arteris' Network-on-Chip IP to Next-Generation of Chiplet-Based AI Solutions
Siemens' Tessent In-System Test software enables advanced, deterministic testing throughout the silicon lifecycle
EnSilica plc - Audited Full Year Results for the Year Ended 31 May 2024
CANsec: Security for the Third Generation of the CAN Bus
Accelerating SoC Evolution With NoC Innovations Using NoC Tiling for AI and Machine Learning
A new era for embedded memory
Flash Forward: MRAM and RRAM Bring Embedded Memory and Applications into the Future
Hardware-Assisted Verification: Unlocking the Future of Chip and System Design
Ensuring Quality and Providing Exceptional Support for IP Cores at Chip Interfaces
© 2024 Design And Reuse
All Rights Reserved.
No portion of this site may be copied, retransmitted, reposted, duplicated or otherwise used without the express written permission of Design And Reuse.
Suppliers, list your IPs for free.