Adaptive Clock Generation Module for DVFS and Droop Response
224G-LR SerDes PHY enables 1.6T and 800G networks
Integer N PLL for Frequency Synthesis
PCI Express (PCIe) 5.0 Controller
EXTOLL collaborates with BeammWave and GlobalFoundries as a Key SerDes IP Partner for Lowest Power High-Speed ASIC
intoPIX and EvertzAV Strengthen IPMX AV-over-IP Interoperability with Groundbreaking JPEG XS TDC Compression Capabilities at ISE 2025
Mixel Announces the Opening of New Branch in Da Nang, Vietnam
Bigger Chips, More IPs, and Mounting Challenges in Addressing the Growing Complexity of SoC Design
SoC design: What's next for NoCs?
How to Save Time and Improve Communication Between Semiconductor Design and Verification Engineers
The Cyber Resilience Act and its Impact on Embedded Systems
How JESD204 Self-Synchronizing Receiver works: An in-depth look
Revolutionizing Power Efficiency in PCIe 6.x: L0p and Flit Mode in Action
© 2024 Design And Reuse
All Rights Reserved.
No portion of this site may be copied, retransmitted, reposted, duplicated or otherwise used without the express written permission of Design And Reuse.
Suppliers, list your IPs for free.