ARC-V RHX-105 dual-issue, 32-bit RISC-V processor for real-time applications (multi-core)
TSMC 3nm (N3E) 1.2V/1.8V GPIO with 1.8V Failsafe Libraries, multiple metalstacks
MIPI DSI-2 Controller Core
10/25/40/100G Ethernet MAC
Comcores Announces Availability of its Ultra-Compact Ethernet TSN End Station Controller IP for Automotive Networks
Kudelski IoT and PUFsecurity Combine IoT Security Strengths to Meet the Challenges of Increasing Global Regulation
Alphawave Semi Joins UALink™ Consortium to Accelerate High-Speed AI Connections
The Ideal Crypto Coprocessor with Root of Trust to Support Customer Complete Full Chip Evaluation: PUFcc gained SESIP and PSA Certified™ Level 3 RoT Component Certification
Advanced Packaging and Chiplets Can Be for Everyone
Timing Optimization Technique Using Useful Skew in 5nm Technology Node
Redefining XPU Memory for AI Data Centers Through Custom HBM4 - Part 3
Evaluating AI/ML Processors - Why Batch Size Matters
USB4 Sideband Channel Is Not a Side Business
© 2024 Design And Reuse
All Rights Reserved.
No portion of this site may be copied, retransmitted, reposted, duplicated or otherwise used without the express written permission of Design And Reuse.
Suppliers, list your IPs for free.