Performance-efficient, ultra-low power, compact ARC SEM security processors help protect against logical, hardware, physical and side-channel attacks
MIPI C-PHY v1.0 D-PHY v1.2 RX 2 trios/2 Lanes in TSMC (12nm, N5)
40G UCIe PHY IP on Samsung SF4X
LDO Linear Voltage Regulator
EXTOLL collaborates with BeammWave and GlobalFoundries as a Key SerDes IP Partner for Lowest Power High-Speed ASIC
intoPIX and EvertzAV Strengthen IPMX AV-over-IP Interoperability with Groundbreaking JPEG XS TDC Compression Capabilities at ISE 2025
Mixel Announces the Opening of New Branch in Da Nang, Vietnam
Bigger Chips, More IPs, and Mounting Challenges in Addressing the Growing Complexity of SoC Design
SoC design: What's next for NoCs?
How to Save Time and Improve Communication Between Semiconductor Design and Verification Engineers
A Complete Overview of RISC-V Open ISA for Your Quick Reference
The Cyber Resilience Act and its Impact on Embedded Systems
How JESD204 Self-Synchronizing Receiver works: An in-depth look
© 2024 Design And Reuse
All Rights Reserved.
No portion of this site may be copied, retransmitted, reposted, duplicated or otherwise used without the express written permission of Design And Reuse.
Suppliers, list your IPs for free.