Merge Sort Core
10G to 400G High Speed Ethernet Controller MAC/PCS/FEC
MIPI D-PHY Tx-Only 4 Lanes in GF (12nm)
MIPI DSI TX Controller
Why UCIe is Key to Connectivity for Next-Gen AI Chiplets
Axiomise Launches footprint, Area Analyzer for Silicon Design
Ceva-Waves Wi-Fi 6 IP Powers WUQI Microelectronics Wi-Fi/Bluetooth Combo Chip
Analysis and Summary on Clock Generator Circuits and PLL Design
Hardware-Assisted Verification: The Real Story Behind Capacity
Bigger Chips, More IPs, and Mounting Challenges in Addressing the Growing Complexity of SoC Design
A Complete Overview of RISC-V Open ISA for Your Quick Reference
The Cyber Resilience Act and its Impact on Embedded Systems
How JESD204 Self-Synchronizing Receiver works: An in-depth look
© 2024 Design And Reuse
All Rights Reserved.
No portion of this site may be copied, retransmitted, reposted, duplicated or otherwise used without the express written permission of Design And Reuse.
Suppliers, list your IPs for free.
English
