High performance and low power LPDDR5 IP
eUSB 2.0 PHY for TSMC N3A
1GHz to 3GHz, 6MHz to 100MHz Fractional-N Phase-Locked Loop
12-bit, 9.2 GSPS Analog-to-Digital Converter on GF22FDX
Arteris Selected by Nextchip to Accelerate Chip Designs for Automotive Vision Technology
SerDes Hard Macro IP in GlobalFoundries 22FDX - Available For Licensing and Implementation from Global IP Core
InPsytech Joins Intel Foundry Accelerator IP Alliance to Boost HPC, AI, And Automotive Applications
Density Management in Analog Layout Design: Addressing Issues and Ensuring Consistency
How the Ability to Manage Register Specifications Helps You Create More Competitive Products
Why RISC-V is a viable option for safety-critical applications
Future-Proofing Embedded Systems: Why Post-Quantum Cryptography matters
RISC-V Powered Executive M.Tech VLSI PG Program for Next-Gen Chip Designers
Rambus CryptoManager Root of Trust Solutions Tailor Security Capabilities to Specific Customer Needs with New Three-Tier Architecture
© 2024 Design And Reuse
All Rights Reserved.
No portion of this site may be copied, retransmitted, reposted, duplicated or otherwise used without the express written permission of Design And Reuse.
Suppliers, list your IPs for free.